Skip to main content
Tallo logoTallo logo
Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Apply Offsite

Senior Analog/Mixed-Signal Design Engineer

Job

The Norland Group

San Jose, CA (In Person)

$187,200 Salary, Full-Time

Posted 1 week ago (Updated 2 days ago) • Actively hiring

Expires 7/23/2026

Review key factors to help you decide if the role fits your goals.
How is this calculated?
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
77
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Senior Analog/Mixed-Signal Design Engineer The Norland Group•4.6 San Jose, CA Job Details Contract $90•$100 a day 14 hours ago Qualifications Engineering development testing Verification (System development task) IT operations Tooling Integrated circuits (ICs) Automation software Semiconductor electronics Technical support Design engineering Scripting Vendor communication Escalation handling
Full Job Description Location:
San Jose, CA Pay Rate:
$90•100
Contract Duration:
6 months contract
Responsibilities:
We are looking for a senior
IC EDA/CAD
Engineer to own and advance our EDA design flows, IT infrastructure, and signoff methodologies. You will be the technical authority on our EDA environment, setting up and maintaining advanced FinFET PDKs (e.g., 2nm or 3nm), Cadence analog/mixed-signal design flows, and digital implementation environments. You will play a critical role in ensuring first-time-right silicon by developing, deploying, and supporting industry-standard backend signoff flows across RF, Analog, High-Speed IO, and Digital SoC chips.
Requirements:
PDK & Environment Setup:
Install, qualify, and maintain advanced foundry PDKs (2nm/3nm FinFET nodes) and manage the use of the underlying IT infrastructure, compute clusters and grid utilization, license utilization.
Analog/Mixed-Signal Flow Development:
Establish, optimize, and support the Cadence Design Systems front-to-back design environment (Virtuoso, Innovus) tailored for RF, analog, and high-speed IO interfaces.
Physical Verification & Signoff:
Create, automate, and maintain robust chip-level and IP signoff flows using Siemens Calibre for DRC/LVS and Synopsys StarRC for parasitic extraction.
Advanced Reliability Verification:
Deploy and support Electro-migration/IR-drop (EMIR) simulation flows and Programmable Electrical Rule Checking (PERC) to guarantee reliability at advanced nodes.
Automation & Support:
Develop and maintain scripts and utilities that eliminate manual toil, standardize flows across projects, and reduce tool integration friction; act as the primary interface to EDA vendors for issue escalation and roadmap alignment. We encourage Minorities, Women, Protected Veterans and Disabled individuals to apply for all positions that they may be qualified for. We maintain a drug-free workplace and perform pre-employment substance abuse testing and background checks If you are interested in this position, please submit your resume in a Word Document with the month and year that you have worked at each previous position to•and copy: 579634-Senior Analog/Mixed-Signal Design Engineer to the email Subject Line.
Job Posted Date:
6/18/2026