Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Principal Analog Circuit Design Engineer - SerDes
Job
OREGON EMPLOYMENT DEPARTMENT
Hillsboro, OR (In Person)
Part-Time
Review key factors to help you decide if the role fits your goals.
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
80
out of 100
Average of individual scores
Skill Insights
Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.
Job Description
Job Listing ID:
4485240Job Title:
Principal Analog Circuit Design Engineer•SerDes Application Deadline:
Open Until FilledJob Location:
HillsboroDate Posted:
05/02/2026Hours Worked Per Week:
Not Provided Shift:
Not Provided Duration of Job:
Either Full or Part Time, more than 6 months You may contact this employer directly. (Obtain the contact information to print or add to your jobs.)Job Summary:
Job Details:
Job Description:
We are seeking a highly experienced and motivated Principal Analog Design Engineer to lead the design and validation of cutting-edge analog circuits for high-speed (112G and 224G) SerDes applications. In this role, you will be a key technical driver in the definition, execution, and validation of complex analog and mixed-signal designs. This role involves providing technical direction and mentorship to layout and less experienced analog design engineers, fostering a collaborative and knowledge-sharing culture. You will engage closely with cross-functional teams, including systems, digital design, and test engineering, to ensure robust design implementation and validation.Strong problem-solving skills, analytical thinking, and a commitment to execution excellence are essential. As a principal-level engineer, you will be expected to demonstrate a proven track record of delivering high-quality results in advanced Fin
FET CMOS
technology within high-speed SerDes design environments. Excellent documentation and presentation skills are also required to clearly communicate complex design concepts and results. The ideal candidate is self-driven, detail-oriented, and thrives in a fast-paced environment. You will actively participate in technical discussions across multiple disciplines, including analog/mixed-signal design, post-silicon validation, and system-level collaboration.Desired traits:
- Excellent communication, documentation, and presentation skills.
- Strong problem-solving attitude and ability to deliver under tight schedules in a collaborative environment.
- Demonstrated leadership in cross-functional technical discussions and decision-making.
- Team player with a collaborative mindset, willingness to share knowledge, and a hands-on approach to problem-solving
Qualifications:
Minimum Qualifications Master's degree in Electrical Engineering, Electronics Engineering, or related field.- 8+ years of experience in analog/mixed-signal circuit design for high-speed SerDes applications
- Proven expertise in one or more of the following areas: PLL, CDR, CTLE, DFE, ADC, or Transmitter (TX) design.
- Strong understanding of high-speed communication standards such as PCIe (Gen5/Gen6) and Ethernet (100G/400G/800G).
- Solid foundational knowledge of analog design principles-noise, jitter, matching, stability, and linearity.
- Hands-on experience with advanced Fin
FET CMOS
process technologies (7nm or below).- Proficiency in analog design and simulation tools such as Cadence Virtuoso/ADE, HSPICE, or equivalent.
- Experience in silicon bring-up, post-silicon validation, and lab debug of analog circuits. Preferred Qualifications Ph.D. in Electrical Engineering, Electronics Engineering, or related field.
- 10+ years of experience in analog design for high-speed SerDes (56G/112G/224G) applications.
- Deep expertise in transmitter and receiver architecture, CDR loops, equalization techniques, and advanced ADC architectures.
- Familiarity with next-generation standards such as PCIe 6.0+, 800G/1.6T Ethernet, JESD, and other SerDes protocols.
- Hands-on experience in behavioral modeling (Verilog-A), MATLAB-based analysis, and automation scripting (Python/Tcl/Perl).
- Strong understanding of signal integrity, channel modeling, and system-level link performance.
- Proven ability to mentor junior engineers, guide layout implementation, and drive design reviews.