Skip to main content
Tallo logoTallo logo
Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Hardware/ Software Co-Design Engineer

Job

Neuralink

Fremont, CA (In Person)

$206,000 Salary, Full-Time

Posted 2 weeks ago (Updated 1 week ago) • Actively hiring

Expires 6/23/2026

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
79
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Hardware/ Software Co-Design Engineer Neuralink - 2.3 Fremont, CA Job Details Full-time $151,000 - $261,000 a year 2 hours ago Benefits Commuter assistance Paid holidays Health insurance Dental insurance 401(k) RSU Parental leave Vision insurance Qualifications Digital signal processing Software engineering Tooling Embedded systems Software implementation System design Firmware development Verilog System design for system development Digital circuit design Video compression Algorithm design Design engineering
Embedded C Microprocessors Full Job Description About Neuralink:
We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.
Team Description:
The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.
Job Description & Responsibilities:
Our Hardware/ Software Co-Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred. Micro-architecture design and RTL implementation of: Low-power digital signal processors Low-power general-purpose hardware accelerators Low-power graphics processing units Low-power radio MAC/PHY Low-power serial link MAC/PHY Design and optimization of hardware/software interface with firmware engineers Application-specific architecture optimization including: Complex system modeling for energy and performance benchmarks Workload analysis and modeling Energy/performance profiling and analysis Leveraging architecture-level design trade-offs with process technology and workload type Balancing cost and performance under manufacturing process variation Collaboration on silicon bring-up tests with verification engineers
Required Qualifications:
Bachelor of Science (B.S.) degree in Electrical Engineering and/or Computer Science or a related field, or equivalent experience Evidence of exceptional ability in electrical engineering, computer science, or computer engineering Experience designing and implementing embedded software in C or Rust Expertise in SystemVerilog, C/C++, Python Experience designing and implementing emulation models, transactors, and test environments to replicate hardware behavior Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools Experience in designing digital signal processing pipelines, from algorithm to
RTL Preferred Qualifications:
Experience in architecture optimization with process technology customization Experience in the verification of complex digital systems, using industry standard tools Experience in the physical design of complex digital systems, using industry standard tools Experience testing and debugging digital system-on-a-chips Functional modeling experience and logic verification with SystemVerilog, SystemC/C++ Experience automating tool flows Experience in processor instruction set architecture design Experience in compiler back-end design and customization
What We Offer:
Full-time employees are eligible for the following benefits listed below. An opportunity to change the world and work with some of the smartest and most talented experts from different fields Growth potential; we rapidly advance team members who have an outsized impact Excellent medical, dental, and vision insurance through a PPO plan Paid holidays Commuter benefits Meals provided Equity (RSUs)
  • Temporary Employees & Interns excluded 401(k) plan
  • Interns initially excluded until they work 1,000 hours Parental leave
  • Temporary Employees & Interns excluded Flexible time off
  • Temporary Employees & Interns excluded