Tallo logoTallo logo

ASIC / VLSI Engineers

Job

Etech Hi

Milpitas, CA (In Person)

$225,000 Salary, Full-Time

Posted 5 weeks ago (Updated 3 weeks ago) • Actively hiring

Expires 5/27/2026

Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
79
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

ASIC / VLSI ENGINEERS - RTL / STA / PD / DV
(Senior Level) We are hiring 4 experienced
ASIC / VLSI
Engineers (8+ years) for permanent , full-time , onsite roles in Silicon Valley supporting advanced semiconductor and AI / networking programs. These roles are within a leading semiconductor design services organization, supporting long-term engagements with tier-1 clients in networking and advanced silicon.
Open roles:
RTL Engineer (Networking / Ethernet) STA Engineer Physical Design Engineer Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) 8+ years of pre-silicon
ASIC / VLSI
experience Strong background in RTL-based design environments Experience at the SoC / full-chip level (not IP-only) Solid understanding of ASIC lifecycle (design tapeout) Scripting experience (Python, Tcl, Perl, etc.) Strong digital logic fundamentals Must have: Pre-silicon experience only (no post-silicon / firmware-only backgrounds) Role-Specific Requirements RTL Engineer (Networking) RTL design + microarchitecture Ethernet (802.3), MAC / PCS / SerDes / PHY High-speed designs (100G+ preferred) Tapeout + productization experience STA Engineer SoC-level timing analysis & closure PrimeTime, Tempus, or similar Physical Design Engineer Floorplanning, CTS, routing, signoff Timing, congestion, power optimization Design Verification Engineer SoC-level verification (required) SystemVerilog / UVM Full verification lifecycle What Sets You Apart Experience with complex SoC / full-chip tapeouts Ability to work cross-functionally (RTL, DV, PD) Background in advanced nodes (28nm and below preferred)  If interested and
QUALIFIED
, please send resume in Microsoft Word format to: krissid@etechhi.com Etech Hi, Inc. is an equal opportunity employer/staffing firm and we are committed to providing a workplace free from harassment and discrimination. We celebrate the unique differences of our employees and candidates because that is what drives curiosity, innovation, and the success of our business. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, gender identity or expression, age, marital status, veteran status, disability status, pregnancy, parental status, genetic information, political affiliation, or any other status protected by the laws or regulations in the locations where we operate. #IND1 #ZR

Similar remote jobs

Similar jobs in Milpitas, CA

Similar jobs in California