Staff Signal and Power Integrity Engineer

Staff Signal and Power Integrity Engineer corporate_fare Google place Mountain View, CA, USA bar_chart Advanced Advanced Experience owning outcomes and decision making, solving ambiguous problems and influencing stakeholders; deep expertise in domain.

Minimum qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, Physics, a related field, or equivalent practical experience. 6 years of experience working in signal and power integrity engineering. 3 years of experience in technical leadership.

Preferred qualifications:

PhD in Electrical Engineering, Computer Engineering, Physics, a related field, or equivalent practical experience. 10 years of experience in high-speed hardware design and SIPI analysis for consumer electronics. Experience in leading signal and power integrity sign-off for complex SoCs and mobile platforms. Experience with advanced EM simulation tools (Cadence Sigrity, HFSS, ADS) and laboratory measurement equipment for correlation studies. Experience with scripting (Python) to drive simulation automation and methodology improvements. About the job Our team serves as the center of excellence for Signal and Power Integrity (SIPI) within the Pixel hardware organization. We drive technical innovation and sign-off methodologies for pixel platform design, supporting multiple concurrent product generations (Pixel 27, 28, and beyond). We own the end-to-end SIPI process, from initial architecture and stackup definition to complex PDN modeling and HSIO validation. By leveraging cutting-edge automation and academic research collaborations, we solve critical hardware challenges to ensure the performance and robustness of Google's flagship devices. As a Staff Signal and Power Integrity Engineer team, you will lead the design and validation of signal and power integrity for our flagship mobile devices. You will define technical sign-off methodologies, drive simulation automation, and collaborate with engineers to push the boundaries of hardware performance and reliability. Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about . Responsibilities Lead SIPI design, simulation, and validation for next-generation Pixel platforms. Develop and optimize automated simulation flows for Power Delivery Networks (PDN), power trees, and high-speed signal integrity. Perform board-level SIPI feasibility studies, including stackup definition and decoupling capacitor strategies. Execute lab measurements and correlation studies to calibrate simulation models with real-world hardware performance. Collaborate cross-functionally with Architecture, Silicon, and Product Design teams to resolve complex electrical design trade-offs.