Skip to main content
Tallo logoTallo logo
Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Apply Offsite

Senior EDA/CAD Engineer (ASIC)

Job

Spanidea Inc

San Jose, CA (In Person)

$171,600 Salary, Full-Time

Posted 1 day ago (Updated 10 hours ago) • Actively hiring

Expires 7/24/2026

Review key factors to help you decide if the role fits your goals.
How is this calculated?
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
79
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Senior EDA/CAD Engineer (ASIC) Spanidea Inc San Jose, CA Job Details Full-time | Contract $75 - $90 an hour 1 hour ago Benefits Health insurance Dental insurance Vision insurance Qualifications Linux support CAD Integrated circuits (ICs) High-performance computing clusters CAD design (engineering design task) Semiconductor electronics Electrical engineering Master's degree Digital circuit design Distributed systems Version control systems Perl Design engineering Distributed computing Electrical Engineering Linux administration
Python Shell Scripting Full Job Description Key Responsibilities:
Manage, qualify, and maintain advanced foundry PDKs for leading-edge FinFET technologies (2nm/3nm/5nm), including EDA infrastructure, compute resources, and license utilization. Develop, optimize, and support end-to-end Cadence-based design flows (Virtuoso, Innovus) for analog, mixed-signal, RF, and high-speed interface designs. Establish and maintain physical verification and signoff methodologies using Calibre (DRC/LVS/PERC) and StarRC extraction flows. Support advanced reliability verification, including EMIR analysis and electrical rule checking for silicon robustness. Drive flow automation, scripting, and tool integration to improve design productivity and reduce manual effort. Collaborate closely with design teams, foundries, and EDA vendors to resolve technical challenges and enhance design methodologies.
Required Qualifications:
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related discipline. 5+ years of hands-on IC CAD/Design Methodology experience supporting advanced semiconductor technologies. Strong experience with advanced-node FinFET processes (5nm, 3nm, or 2nm), including PDK management and signoff flow development. Deep expertise with Siemens Calibre (DRC, LVS, PERC), Synopsys StarRC, and Cadence Virtuoso/Innovus. Strong scripting skills in SKILL and Perl, with working knowledge of Python, Tcl, and Shell scripting. Solid Linux experience, including compute cluster/grid environments (LSF, SGE) and version control systems such as Perforce or ICManage.
Pay:
$75.00 - $90.00 per hour
Benefits:
Dental insurance Health insurance Vision insurance
Experience:
CAD:
6 years (Required)
ASIC Development:
6 years (Required)
Python:
6 years (Required) Ability to
Commute:
San Jose, CA (Required)
Work Location:
In person