FPGA Engineer

Apply Now RTL, C/C++, Python, VHDL, Verilog, Tcl, cryptography, hardware, embedded software, System Integration, Hardware Security, Xilinx, Simulation, IP core, Versal, Stratix, concept to deployment, Vivado, GHDL, Questa, Quartus Prime, Zynq, Agilex, AXI, ACE, Avalon, FPGA verification tools, reverse engineering, cocotb, pyuvm Full Time Travel required to 10%. Must be able to apply for and maintain a U.S. Government Security Clearance FPGA Engineer The EndoSec FPGA Engineer is responsible for the design, development, testing, and maintenance of IP cores and FPGA-based systems used in hardware security applications.

Key Responsibilities FPGA Design and Development:

Design and develop IP cores and FPGA configurations implementing the latest in leakage-resilient hardware cryptography algorithms using state-of-the-art FPGA hardware.

Modeling and Simulation:

Use simulation tools and verification frameworks to ensure mathematically-correct logic before hardware deployment.

Hardware/Software Design:

Work closely with other engineers to integrate FPGA designs with application software and embedded systems. Implement embedded software-based testing solutions where applicable to validate FPGA designs.

Performance Optimization:

Optimize FPGA designs for timing, resource utilization, and throughput. Identify and resolve system bottlenecks.

Testing and Validation:

Create comprehensive test and verification plans for FPGA components, conduct unit and integration testing, and validate hardware performance against requirements in a remote environment.

System Integration:

Ensure seamless integration between internally-developed and third-party IP cores, FPGA designs, and embedded systems. Collaborate with other engineers to develop and maintain system-level architecture.

Troubleshooting and Debugging:

Utilize debugging tools and techniques to diagnose and resolve issues within FPGA designs and hardware platforms.

Documentation:

Prepare detailed documentation, including design specifications, testing protocols, and user guides, to support system development and maintenance.

Continuous Learning:

Actively stay up-to-date with the latest advancements in FPGA technology and hardware security to continually refine and enhance system capabilities.