TPU Compute RTL Design Engineer

TPU Compute RTL Design Engineer Google - 4.3 Sunnyvale, CA Job Details Full-time $163,000 - $237,000 a year 3 hours ago Qualifications Performance tuning Performance optimization Verilog Digital circuit design Electrical optimization Full Job Description Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 8 years of experience with digital design using SystemVerilog RTL. Experience with power, performance and area optimizations.

Preferred qualifications:

Experience interacting with software, architecture, physical design and other cross-functional teams. Knowledge of processor design, accelerators, or memory hierarchies. About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. As an ASIC Design Engineer, you will be part of a team developing ASICs used to accelerate computation in data centers. You will have dynamic, multi-faceted responsibilities in areas such as project definition, design, and implementation. You will participate in the design, architecture, documentation, and implementation of the next generation of data center accelerators. Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US:

$163000 - $237000 (USD) + 15% bonus target + equity + benefits Learn more about benefits at Google. Responsibilities Work independently to create and review the compute subsystem's design microarchitecture specifications. Define compute subsystem integration requirements to the SOC. Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines. Work with design validation (DV) teams to create testplans to verify, and debug design RTL. Work with physical design teams to ensure design meets physical requirements and timing closure. Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.