NoC Interconnect Design Engineer and Architect

View All Jobs NoC Interconnect Design Engineer and Architect San Diego, California, United States of America Apply Now Add to Job Cart Find out how well you match with this job Upload your resume Job description Company and benefits Job

ID 3092526

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group >

ASICS Engineering General Summary:

The NoC bus team group consists of a multi-disciplinary group involved from early product specification and analysis effort to final RTL delivery to the SoCs. One aspect of the process is to identify architecture bottlenecks and drive micro-architecture choices using performance and power analysis, and to provide the SoC team with design guidelines for bus protocol compliance and best power interconnect. Candidates should have strong knowledge of bus protocols, synthesis tools, process nodes, VLSI design, and successful industry experience with deployment of IPs in large SoC projects while working in a collaborative environment.

Responsibilities:

The successful applicant will be responsible for creating micro-architecture bus components specifications as well as analyzing the performance results, deliver RTL and run tool flows. Responsibilities also include evaluating new IPs, driving new protocol deployments as well as defining system wide guidelines for IPs to inter-operate together in the SoC. Candidate should also be able to deliver RTL to the SoC team, support verification and silicon validation teams, and work with SW teams to support successful deployments of the interconnects.

Skills/Experience:

Knowledge of various bus protocols (AHB, AXI, CHI, …), network on chip. Strong working knowledge of architecture tradeoff analysis Strong knowledge of ASIC flow (synthesis, STA, Lint), power tools Skills for trouble shooting and problem solving, including RTL design, FPGA and post-silicon debug Ability to define bus components micro-architecture with knowledge of performance/power/area tradeoff. Ability to quickly react and adapt to changes. Excellent communication skills. Familiarity with CPU architecture is a big plus.

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

OR Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field. Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). To all

Staffing and Recruiting Agencies :

Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

EEO Employer:

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. Pay range and

Other Compensation & Benefits :

$115,600.00

• $173,400.

00 The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer

• and you can review more details about our US benefits at this link .

If you would like more information about this role, please contact Qualcomm Careers . Insights from previous hires Top skills Algorithms 电路设计 Cadence Virtuoso Linux

MATLAB API

Integration Automation Previously worked at Previously worked as 1. Engineer 2. Engineer Senior 3. Principal Engineer 4. Staff Engineer 5. Senior Engineer Similar jobs FPGA Design/Zebu Engineer (Senior/Lead/Staff) Bangalore, Karnataka, India Hardware Engineering Posted 12 days ago CPU RTL Design Engineer

• Staff / Sr Staff Bangalore, Karnataka, India Hardware Engineering Posted a month ago CPU Microarchitect/RTL design Engineer, Senior/Staff
• Cork, Ireland Cork, Ireland ASICS Engineering Posted 15 days ago FPGA Firmware Engineer / FPGA Design Engineer San Diego, California, United States of America ASICS Engineering Posted a month ago Modem HW Design Verification Engineer
• AI Driven Next Gen Modem Hardware Development San Diego, California, United States of America Modem Technologies Posted 10 days ago RTL Design Engineer, Senior Hod Hasharon, Haifa District, Israel ASICS Engineering Posted 4 days ago RTL Design Engineer, Sr Staff Toronto, Ontario, Canada ASICS Engineering Posted a month ago Sensors Design Verification Engineer, Senior
• Cork, Ireland Cork, Ireland ASICS Engineering Posted 10 days ago CPU Systems RTL Engineer Santa Clara, California, United States of America CPU Engineering Posted a month ago Modem HW Design Verification Engineer (AI Driven Next Gen Modem Hardware Development) San Diego, California, United States of America + 1 more Modem Technologies Posted a month ago