Tallo logoTallo logo

SoC Physical Design Engineer, STA/Timing

Job

Apple

Beaverton, OR (In Person)

Full-Time

Posted 03/11/2026 (Updated 1 week ago) • Actively hiring

Expires 5/27/2026

Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
78
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product.

In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology.

Description
  • Work with design teams to understand and debug constraints and facilitate logic changes to improve timing
  • Work with the Physical Design team, highlighting issues and best practices
  • Help create timing ECO's for project tapeout
  • Create and maintain scripts and methodologies for analysis and runs
  • Create documentation and help with guidelines/specs
  • Deep analysis of timing paths to identify key issues.
  • Implement timing infrastructure.
Preferred QualificationsFamiliar with important aspects of timing of large high-performance SoC designs in sub-micron technologies.

Experience with STA and methodologies for timing closure.

Familiar with circuit modeling, including SPICE models, and/pr worst-case corner selection.

Good programming skills with Perl and TCL.Experience with large design STA and Timing Closure.

Familiar with ECO techniques and implementation.

Good communicator who can accurately describe issues and follow them through to completion.

Minimum QualificationsMinimum Bachelor's degree with 0+ years of experienceExperience with STA.Experience with noise, crosstalk, and/or OCV effects.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Similar remote jobs

Similar jobs in Beaverton, OR

Similar jobs in Oregon