Timing Design Engineer
Job
Apple
Austin, TX (In Person)
Full-Time
Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
71
out of 100
Average of individual scores
Skill Insights
Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.
Job Description
Apple is where individual imaginations come together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that encourages the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something - you'll add something.
DescriptionAs an
Preferred QualificationsProven knowledge of the ASIC design timing closure flow and methodology.2+ years of experience in writing ASIC timing constraints and timing closure.
Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues.
Hands on experience in timing/SDC constraints generation and management.
Proficient in scripting languages (Tcl and Perl).Familiarity with synthesis, DFT and backend related methodology and tools.
Strong communication skills are a pre-requisite - you will be collaborating with many diverse groups at Apple.
The ideal candidate will be a self-starter and highly motivated to be successful at Apple.
Minimum QualificationsBachelors of Science in Electrical Engineering.\
DescriptionAs an
ASIC STA
Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.Preferred QualificationsProven knowledge of the ASIC design timing closure flow and methodology.2+ years of experience in writing ASIC timing constraints and timing closure.
Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues.
Hands on experience in timing/SDC constraints generation and management.
Proficient in scripting languages (Tcl and Perl).Familiarity with synthesis, DFT and backend related methodology and tools.
Strong communication skills are a pre-requisite - you will be collaborating with many diverse groups at Apple.
The ideal candidate will be a self-starter and highly motivated to be successful at Apple.
Minimum QualificationsBachelors of Science in Electrical Engineering.\
Similar remote jobs
Veolia Environnement SA
Minnetonka, MN
Posted2 days ago
Updated12 hours ago
Cloud for Good
Asheville, NC
Posted2 days ago
Updated12 hours ago
Emory University
Atlanta, GA
Posted2 days ago
Updated12 hours ago
Similar jobs in Austin, TX
Cushman & Wakefield
Austin, TX
Posted2 days ago
Updated12 hours ago
Similar jobs in Texas
DHR Health
Edinburg, TX
Posted2 days ago
Updated12 hours ago
TJE TRANSPORT INC
Waxahachie, TX
Posted2 days ago
Updated12 hours ago
JPMorgan Chase
Plano, TX
Posted2 days ago
Updated12 hours ago
Kimpton Hotels & Restaurants
Dallas, TX
Posted2 days ago
Updated12 hours ago