Senior Staff Engineer Verification & Validation
Job
Infineon Technologies
San Jose, CA (In Person)
$175,050 Salary, Full-Time
Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
100
out of 100
Average of individual scores
Skill Insights
Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.
Job Description
#WeAreIn for jobs that impact everyone's life. Join the thinkers, builders, and problem-solvers behind tomorrow's technology. As a Senior Staff Engineer Verification & Validation on our Research & Development team, you'll have the opportunity to merge creativity with your technical expertise by shaping the future of technology, driving groundbreaking projects, and bringing new ideas to life. Are you in? Your Role Key responsibilities in your new role
- Participating in architecture definition and modeling
- Contributing to micro-architecture definition and reviews
- Reviewing standard specs and incorporating any changes into the verification plan to ensure compliance
- Defining verification strategy (constraint random, Formal, Directed etc.) for IP/Chip/System level verification
- Defining and implementing verification environment architecture and methodology development
- Driving block/chip/system level test plan development and execution
- Working with ASIC designers and architects to produce thoroughly verified, robust IP
- Overseeing all verification for the IP/Chip/System and driving functional and code coverage closure
- Actively participating in post-silicon bring-up, validation and compliance testing
- Actively participating in cross functional collaboration with design, software and hardware teams to ensure a successful product delivery
- Mentor other engineers and technically guide them Your Profile Qualifications and skills to help you succeed
- Minimum a Bachelor's Degree (or foreign equivalent) in electrical engineering and Electronic Engineering or a related field
- 6-8 years of experience with Working knowledge of gate level simulation and power aware sims
- Proficient in object oriented programming and development of re-usable test-bench
- Experience in working with verification IP's
- Experience with implementing constraint random verification methodology
- Good problem solving skills and working effectively with both internal and external teams/customers
- Experience with silicon debug which include logic and custom Analog Blocks working together
- Understanding of performance and latency verification and be self-motivated with the initiative to seek constant improvements in the verification methodologies
- Proven track record of taking IPs from product definition to production.
Similar remote jobs
Similar jobs in San Jose, CA
The California State University
San Jose, CA
Posted2 days ago
Updated6 hours ago
Career Tree Network
San Jose, CA
Posted2 days ago
Updated6 hours ago
Similar jobs in California
San Bernardino County
San Bernardino, CA
Posted2 days ago
Updated6 hours ago