ASIC Engineering Technical Leader
Job
Cisco
Seattle, WA (In Person)
$223,700 Salary, Full-Time
Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
100
out of 100
Average of individual scores
Skill Insights
Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.
Job Description
The application window is expected to close on: 06/19/2026 . Meet the Team Acacia, part of Cisco, provides innovative silicon-based high-speed optical interconnect products to accelerate network scalability through advancements in performance, capacity, and cost. Our DSP ASICs, silicon photonic PICs, and coherent modules empower cloud and service providers to meet the fast-growing demand for data. We have assembled a team of cross-functional experts capable of solving the challenges of next-generation optical interconnects, resulting in industry-leading, award-winning products. Come join us at Cisco, named the #1 world's best workplaces, and do purposeful work that makes a global impact and gives back to a company culture that empowers an inclusive future for all.
- Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received
Your Impact:
- We are seeking a motivated, proactive, and intellectually curious ASIC Engineering Technical Leader with focus in Design-for-Test.
Minimum Qualifications:
- + Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience + Prior experience working with ASICs + Prior experience in scan insertion and DFT setup, integration and validation + Prior experience implementing DFT architectures—including scan insertion, compression/decompression logic, and memory/logic BIST.
- Preferred Qualifications
- : + 10+ years of experience working with ASICs + 10+ years of experience in scan insertion and DFT setup, integration and validation + Experience driving
ASIC DFT
execution from concept through tapeout + Experience working with ATE testers and test teams + RTL experience to understand and debugging issues pertaining to DFT + Ability to solve complex problems including clock domain crossings + Familiar with advanced silicon process and technology nodes for high speed and low power consumption + Strong implementation or integration of design blocks using Verilog/System Verilog- Why Cisco?
- At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond.
- Message to applicants applying to work in the U.
Canada:
- The starting salary range posted for this position is $183,800.00 to $263,600.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation
- , equity, or benefits.
- receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.
New York City Metro Area:
$183,800.00 - $303,100.00 Non-Metro New York state & Washington state: $163,600.00 - $269,800.00- For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
- Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
Similar remote jobs
Volkswagen Group DE
Ashburn, VA
Posted2 days ago
Updated1 day ago
Similar jobs in Seattle, WA
Amazon.com, Inc.
Seattle, WA
Posted2 days ago
Updated1 day ago
Pacific Northwest National Laboratory
Seattle, WA
Posted2 days ago
Updated1 day ago
Similar jobs in Washington
Motus Recruiting and Staffing
Vancouver, WA
Posted2 days ago
Updated1 day ago
Driver's Edge Driver Training LLC
Gig Harbor, WA
Posted2 days ago
Updated1 day ago
University of Washington
Medical Lake, WA
Posted2 days ago
Updated1 day ago