Skip to main content
Tallo logoTallo logo
Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Apply Offsite

Physical Design Lead

Job

Quest Global

Sunnyvale, CA (In Person)

Full-Time

Posted 6 days ago (Updated 2 days ago) • Actively hiring

Expires 7/8/2026

Review key factors to help you decide if the role fits your goals.
How is this calculated?
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
54
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Physical Design Lead at Quest Global Physical Design Lead at Quest Global in Sunnyvale, California Posted in 1 day ago.
Type:
full-time
Job Description:
We are seeking a seasoned Physical Design Lead with expertise or significant interest in handling complete Physical Design for a complex Chiplet. You have had significant success driving Full Chip Floorplan based on architecture, Defining Timing targets across PVT's, drive for Full Chip PnR and Tile PnR closure and monitor Signoff functions like Physical Verification, IREM etc., This role also stretch you as a overall PD lead to work with IP teams, Architecture, Package and CAD/Methodology teams.
THE PERSON
You have excellent communication and presentation skills, demonstrated through technical publications, presentations, trainings, executive briefings, etc. You are highly adept at collaboration among top-thinkers and engineers alike, ready to mentor and guide, and help to elevate the knowledge and skills of the team around you.
KEY RESPONSIBILITIES
Own the Physical Design for one complete Chiplet on advanced technology nodes preferably TSMC 2nm or 3nm or 5nm. Work with all external stakeholders like Architects, IP teams, CAD/Methodology teams and all internal PD stakeholders like FCFP, FCT, TilePnR, PV from technical standpoint Signoff the Chiplet for Tapeout from Physical Design aspect
PREFERRED EXPERIENCE
15+ years of experience in Physical Design handling full chip activities and signoff Excellent communication, management, and presentation skills. Adept at collaboration among top-thinkers and senior architects with strong interpersonal skills to work across teams in different geographies
ACADEMIC CREDENTIALS
Bachelor's or Master's degree in related discipline preferred