Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Senior FPGA / Firmware Engineer
Job
Confidential
Remote
$152,500 Salary, Full-Time
Review key factors to help you decide if the role fits your goals.
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
72
out of 100
Average of individual scores
Skill Insights
Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.
Job Description
Senior FPGA / Firmware Engineer Confidential Tampa, FL Job Details Part-time | Full-time | Contract $130,000 - $175,000 a year 4 hours ago Qualifications Regression testing implementation Software engineering Technical documentation Embedded systems FPGA Firmware Firmware development Technical writing Linux Technical troubleshooting support FPGA circuit design Real-time data processing implementation Python Debugging Full Job Description Join our amazing team with a great opportunity fit your needs. We care growing and supported by the DoD. This is a direct hire role with a GREAT team. We are seeking a highly skilled and innovative Senior FPGA / Firmware Engineer to join our dynamic engineering team to implement and validate signal-processing capabilities on FPGA-based hardware. The current platform includes
AMD ZCU-104
hardware, with a planned roadmap toward future SoC-based platforms. This role will work closely with DSP engineers to translate detection and classification algorithms into real-time, testable, field-ready implementations.What You Will Do:
- Partner with DSP Engineers to translate detection/classification algorithms into FPGA-accelerated and embedded implementations.
- Implement, test, and optimize real-time processing pipelines with attention to latency, throughput, buffering, memory constraints, and repeatability.
- Build and maintain firmware/software interfaces between ADC/data acquisition, FPGA fabric, and host-side applications or APIs.
- Support the roadmap transition from
AMD ZCU-104
to future SoC platforms, including system partitioning, performance tradeoffs, and integration planning.- Use AMD/Xilinx workflows such as Vivado, Vitis, Zynq, MPSoC, or similar tools to support development, bring-up, debugging, and validation.
- Support bench testing, regression testing, configuration baselines, and troubleshooting of FPGA/firmware behavior.
- Produce clear engineering artifacts including build notes, configuration baselines, test procedures, troubleshooting notes, and implementation records.
- Collaborate with hardware, DSP, embedded software, and field integration teammates to move prototypes toward customer-ready capability.
Required Qualifications:
- Strong hands-on experience building firmware or embedded systems that interact with FPGA fabric, hardware accelerators, ADCs, or data acquisition systems.
- Experience implementing and debugging real-time data pipelines where timing, buffering, throughput, and memory use matter.
- Proficiency in C/C++ in a Linux-based engineering environment.
- Working knowledge of FPGA development workflows, preferably AMD/Xilinx or comparable platforms.
- Ability to collaborate with DSP engineers to implement algorithms, validate signal integrity, and debug performance regressions.
- Comfortable working in a small company environment with evolving priorities, short deadlines, and limited layers of support.
- Strong documentation discipline and ability to communicate technical decisions clearly.
Preferred Qualifications:
- Experience with AMD/Xilinx Zynq, MPSoC, Vivado, Vitis, ZCU-104, or related platforms.
- Experience with DAQ systems, target acquisition systems, sensing platforms, SDR-adjacent pipelines, or fielded sensor systems.
- Exposure to weak-signal detection, sub-MHz sensing, noise mitigation, or real-time signal-processing environments.
- Python experience for test harnesses, validation scripts, automation, or engineering tools.
- Git-based workflows, CI/release discipline, regression testing, and configuration control.
- Exposure to defense-adjacent development constraints such as access control, documentation rigor, customer delivery readiness, and technical data discipline.