Quantum Bump Integration Engineer
Job
GLOBALFOUNDRIES US Inc.
Essex Junction, VT (In Person)
$137,000 Salary, Full-Time
Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
73
out of 100
Average of individual scores
Skill Insights
Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.
Job Description
GlobalFoundries Fab9 is seeking a highly skilled and motivated R D bump process engineer to become part of our Quantum Advanced Packaging team. This role will entail driving next-generation interconnect scaling development efforts in our Advanced Packaging and Photonics Center (APPC) as well as with our partners. The primary responsibility of this position is to own development and integration of cryogenic, superconducting bumping processes enabling scalable quantum hardware packaging. About GlobalFoundries GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com. Job Summary GlobalFoundries Fab9 is seeking a highly skilled and motivated R D bump process engineer to become part of our Quantum Advanced Packaging team. This role will entail driving next-generation interconnect scaling development efforts in our Advanced Packaging and Photonics Center (APPC) as well as with our partners. The primary responsibility of this position is to own development and integration of cryogenic, superconducting bumping processes enabling scalable quantum hardware packaging. Essential Responsibilities Lead development of cryogenic-compatible bump interconnect technologies (e.g., indium, SnAg, Cu pillar, superconducting metals). Define and optimize bump structures, metallurgy, and process flows for superconducting integration. Establish process windows to ensure electrical, thermal, and mechanical stability at mK-K temperatures (CTE mismatch, fatigue, diffusion). Own end-to-end bump integration flows from wafer-level processing through assembly and qualification. Develop and implement integration schemes across 2.5D/3D architectures (interposers, TSVs, die-to-wafer flows). Drive alignment between unit processes (plating, litho, CMP, bonding) and system-level packaging requirements. Enable rapid prototyping, ensuring smooth movement of development lots. Support transition from R D to pilot/high-volume manufacturing, ensuring process robustness. Develop integration strategies to improve yield, reduce defectivity, and enhance manufacturability. Identify and analyze failure modes (e.g., delamination, interconnect resistance shifts, cryo-induced stress). Apply DOE, statistical analysis, and root-cause methodologies to drive continuous improvement. Collaborate with test teams to characterize interconnect behavior at cryogenic temperatures (DC, RF/microwave).
Ensure bump/interconnect design supports:
Low-loss signal delivery Minimal thermal leakage Reduced crosstalk and noise (critical for qubit coherence) Partner with: Device / qubit engineers Cryogenic system teams Packaging & assembly teams Modeling and reliability teams Interface with vendors, tool suppliers, and OSAT partners for process development and scale-up. Drive next-generation bump scaling (pitch, height, material systems) aligned with quantum system scaling needs. Contribute to advanced packaging roadmap (e.g., high-density I/O, superconducting interposers). Scout and evaluate new materials, processes, and integration concepts. Work with design teams to translate system requirements into bump/interconnect specs (pitch, impedance, current limits). Support co-design of package + qubit + control electronics integration to reduce wiring bottlenecks and thermal load. Generate process documentation, specs, and integration guidelines. Deliver technical reports and updates to internal/external stakeholders. Support IP generation (invention disclosures, publications, conference contributions). Other Responsibilities Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs. Take part in hiring of other Advanced Packaging team members. Mentor and guide new hires to assume their roles and responsibilities. Other duties as assigned by manager. Required Qualifications Education- Master's in Electrical Engineering, Mechanical Engineering, Chemical Engineering, Materials Science or related field from an accredited degree program.
- English (Written & Verbal). Travel
- Up to 10%. Preferred Qualifications Education
- PhD education level preferred with at least 5 years of prior related work experience.
- $176,000.
Similar jobs in Essex Junction, VT
GF US2 LLC
Essex Junction, VT
Posted3 days ago
Updated12 hours ago
GLOBALFOUNDRIES US Inc.
Essex Junction, VT
Posted3 days ago
Updated12 hours ago
Lowe's Home Centers, LLC
Essex Junction, VT
Posted4 days ago
Updated1 day ago
Similar jobs in Vermont
CDM Smith
Montpelier, VT
Posted2 days ago
Updated12 hours ago
Maxor National Pharmacy Services, LLC
Vermont
Posted2 days ago
Updated12 hours ago
Kelly Services
Woodstock, VT
Posted2 days ago
Updated12 hours ago
Dartmouth Health
Windsor, VT
Posted2 days ago
Updated12 hours ago
Rutland Regional Medical Center
Rutland, VT
Posted2 days ago
Updated12 hours ago