Skip to main content
Tallo logoTallo logo
Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

FPGA DevOps Engineer

Job

Arkham Technology Ltd.

Layton, UT (In Person)

$125,000 Salary, Full-Time

Posted 1 week ago (Updated 1 week ago) • Actively hiring

Expires 7/30/2026

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
85
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Preferred Qualifications FPGA DevOps Engineer Must be U.S. citizen due to U.S. Government contract requirements. Must be eligible to obtain and maintain a DoD Secret clearance. Active clearance preferred. Are you tired of office politics and bureaucracy? Arkham Technology is a small innovative company that is all about getting work done without the drama and politics. How do we do it?? We offer a great office environment, small and friendly setting - We focus on fun, like great projects, free snacks and group activities - all while being productive. If you love working on fun projects big and small, are excited about finding solutions to problems, like working with amazingly genuine people, this is the place for you. We are looking for a few exceptional engineers who love what they do and want to work with others who are just as passionate about engineering. We think we have the best work environment out there but apply for a position and come take a look.
Position Summary:
We are seeking a versatile and motivated FPGA DevOps Engineer to join our Embedded Systems team. In this role, you will operate AMD Vitis and Vivado tools while integrating them into a modern, automated DevOps infrastructure . You will help bridge the gap between hardware design and CI/CD automation, enabling scalable, reproducible, and high-quality delivery of FPGA and embedded systems.
Key Responsibilities:
Operate and maintain AMD Vivado and Vitis toolchains for FPGA/SoC development (Zynq, Versal). Automate synthesis, implementation, IP integration, bitstream generation, and platform export using Tcl and Python . Design, implement, and maintain DevOps pipelines using tools such as GitLab CI , Jenkins , or GitHub Actions , with workflows described in YAML . Integrate HDL/RTL codebases (Verilog/VHDL/SystemVerilog) into version-controlled, testable, and deployable pipelines. Develop robust scripting and automation solutions for toolchain orchestration, artifact packaging, and deployment. Support and extend build/test infrastructure for both firmware and hardware components across heterogeneous targets. Maintain consistent and reproducible environments using containers ( Docker ) or virtualization technologies. Collaborate with software, hardware, and QA teams to ensure seamless handoff and traceability of artifacts across development stages.
Required Qualifications:
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field. Program and automate workflows. Strong scripting skills in Python and Tcl for automation of FPGA workflows. Experience designing CI/CD pipelines using Azure DevOps Server and Git-based source control repositories. Experience utilizing Docker for containerized application development and deployment. Familiarity with software quality practices, including static code analysis, dynamic analysis, and automated quality gates within the development pipeline. Proficient with Git and collaborative version control practices. Experience building and maintaining software build systems and toolchains. Proficiency with build automation tools such as CMake, GCC, or Similiar development/build environments. Experience with static code analysis tools such as Coverity, CodeSonar, or similar tools . Experience integrating code coverage metrics and quality gates into CI/CD pipelines . Ability to design, maintain, and monitor automated build and analysis pipelines to ensure software quality standards are met. Solid understanding of FPGA development flow and related deliverables: IP packaging, synthesis, timing closure, and bitstream export. Familiarity with Linux environments and Bash scripting .
Preferred Qualifications:
Programmable Logic (PL) background exposure to Xilinx Vivado, ability to partner with PL teams on build / test automation for bitstreams. CompTIA Security+ Operating in controlled / tiered engineering environments: Familiarity with CI/CD across restricted networks and one-way transfer patterns. We are an Equal Opportunity Employer. We do not discriminate based on race, religion, sex, national origin, age, veteran status, disability or any other protected class.
Job Type:
Full-time Pay:
$90,000.00 - $160,000.00 per year
Benefits:
401(k) 401(k) matching Dental insurance Employee assistance program Flexible spending account Health insurance Life insurance Paid time off Relocation assistance Vision insurance Application Question(s): How did you hear about this opportunity? (Indeed, LinkedIn, Flyers, or other) This position requires the ability to obtain and maintain a U.S. Government security clearance. Are you a U.S. citizen? (Yes/No) Ability to
Commute:
Layton, UT 84040 (Preferred) Ability to
Relocate:
Layton, UT 84040: Relocate before starting work (Preferred)
Work Location:
In person