[{"_1":2,"_3":-5,"_4":-5},"loaderData",{"_5":6,"_7":8},"actionData","errors","routes/ssr/_anon-layout",{"_314":315,"_316":317,"_318":-5,"_319":320,"_321":322,"_323":324,"_325":326},"browse-city",{"_9":10,"_11":12,"_13":14,"_15":16,"_17":18,"_19":20,"_21":22,"_23":24,"_25":26,"_27":28,"_29":30,"_31":32},"careerAreaSlug","engineering","careerAreaName","Engineering","occupationSlug","validation-engineer","occupationName","Validation Engineer","stateSlug","in","stateName","Indiana","citySlug","odon","cityName","Odon","jobs",[296],"gone",false,"selectedJobDetail",{"_36":37,"_38":39,"_40":41,"_42":43,"_44":45,"_46":47,"_48":49,"_50":51,"_52":53,"_23":54,"_19":20,"_55":28,"_56":57,"_58":59,"_60":61,"_62":63,"_64":65,"_66":67,"_68":28,"_69":70,"_71":70,"_72":28,"_73":28,"_74":75,"_76":77,"_78":79,"_80":81,"_82":28,"_83":28,"_84":85,"_86":87,"_88":89,"_90":91,"_92":93,"_94":95,"_96":97,"_98":99,"_100":101,"_102":103,"_104":105,"_106":107,"_108":109,"_110":28,"_111":112,"_113":114,"_21":22,"_17":18,"_13":14,"_115":116,"_9":117,"_118":119,"_120":121,"_122":123,"_124":125,"_126":127,"_128":129,"_130":70,"_131":37,"_132":39,"_133":116,"_134":135,"_136":137,"_138":139,"_140":141},"selectedJobCompanyDetails",{"_33":34,"_35":34},"profileURL","","CompanyName","id","93a63b329790786aa914c50c8545f0cfd4a065d5","slug","seniorprincipal-hardware-asic-93a63b32","title","Senior/Principal Hardware ASIC Validation Engineer","body","

Overview:

Draper is an independent, nonprofit research and development company headquartered in Cambridge, MA. The 2,000+ employees of Draper tackle important national challenges with a promise of delivering successful and usable solutions. From military defense and space exploration to biomedical engineering, lives often depend on the solutions we provide. Our multidisciplinary teams of engineers and scientists work in a collaborative environment that inspires the cross-fertilization of ideas necessary for true innovation. For more information about Draper, visit www.draper.com.

Job Description Summary:

A Senior Analog ASIC Validation Engineer specifies, designs, verifies, tests and validates on the bench, and documents Application-Specific Integrated Circuits. Responsibilities The candidate will be involved in every phase of product development from inception to first silicon bring-up, through correlation, characterization, qualification, release to manufacturing and throughout the life cycle of the product The ideal candidate will be technically strong and will have experience with both Analog and Mixed-Signal products The candidate will have the opportunity to mentor and train junior engineers Generation of detailed test plans guaranteeing EC table performance and functionality Early collaboration with design to implement testability features to optimize cost and improve quality Develop innovative, cost-efficient, and manufacturable wafer-level and IC test solutions on high performance analog & mixed signal ATE platforms Execute all phases of the development process including silicon debug, correlation, characterization, limit generation, yield analysis and offshore production transfer Schematic design, layout supervision, component procurement and assembly supervision of multi-site ATE HW for precision analog amplifiers and mixed signal IC's Perform characterization data analysis using statistical methodologies for silicon characterization Design and develop high performance test solutions on products for first silicon verification, characterization, qualification, and manufacturing of precision digital and mixed signal products Define test schematics and work with lay-out engineers to design printed circuit boards multi-site test hardware Debug test programs, correlate production test solutions to engineering bench measurements, and transfer production test solutions to manufacturing sites Participate in new product development teams and evaluate new test systems for future applications Work with the Design and Systems/Applications teams to develop and implement a Design for Test plan, and take tests in the Design Verification environment to the Automatic Test Equipment Manage and maintain project schedules that align with product introduction and release

Job Description:

Duties/Responsibilities Design and simulate circuits at transistor-level to implement architecture and requirement specifications Contribute to system-level design Optimize hardware designs for performance, power, and cost Evaluate the hardware feasibility of complex algorithms and requirements Independently contribute to complex chip architectures and designs Independently drive solutions to complex problems

develop requirements, propose ways forward when customer requirements are unclear or incomplete, and adapt appropriately to changes in requirements Contribute to business development and proposal activities Develop, document, and teach best practices to less experienced engineers Perform or guide physical layout, including floor-planning, and simulate circuits using extracted parasitics.

Perform other duties as assigned Skills/Abilities Proficiency in integrated circuit design Understanding of integrated circuits, semiconductors, and general computer architecture Ability to write detailed design specifications Ability to manage small technical teams Excellent verbal and written communication skills Excellent mathematical skills Excellent organizational skills and attention to detail Excellent time management skills with the proven ability to meet deadlines Strong analytical and problem-solving skills Ability to prioritize tasks Demonstrate strong organization, planning, and time management skills to achieve program goals Education Requires a bachelor's degree in Engineering, or related field. Masters degree preferred. Experience Requires 5-7 years of experience with a bachelor's degree, or 3-5 years of experience with a master's degree, or 0-2 years of experience with a PhD in ASIC Hardware Engineering or related.

Additional Job Description:

The Odon, Indiana facility is located in the Westgate@Crane Technology Park adjacent to Crane NSWC. This technology hub focuses on the development and production of critical microelectronics components. The office is a short commute from Bloomington, IN, a vibrant community with excellent schools, parks, restaurants, and outdoor activities. This position available for the Boston area as well.

Preferred Qualifications:

Experience with low power circuit design Experience with CMOS advanced nodes below 32nm Experience with radiation-hardened electronics Applicants selected for this position will be required to obtain and maintain a government security clearance. Connect With Draper for Future Opportunities! If you don't find the right posting in our Career Opportunities, you may submit your resume for future consideration. Job Location

City:
Cambridge Job Location
State:
Massachusetts Job Location
Postal Code:
02139-3563 The US base salary range for this full-time position is $82,300.00
$220,000.

00 Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target salaries for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Union ranges will be in compliance with the collective bargaining agreement's approved rates by location and role. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. Please note that the compensation details listed in US role postings reflect the base salary only, and does not include bonuses or benefits. Our work is very important to us, but so is our life outside of work. Draper supports many programs to improve work-life balance including workplace flexibility, employee clubs ranging from photography to yoga, health and finance workshops, off site social events and discounts to local museums and cultural activities. If this specific job opportunity and the chance to work at a nationally renowned R&D innovation company appeals to you, apply now www.draper.com/careers. Draper is committed to creating an inclusive environment. We understand the value of inclusivity and its impact on a high-performance culture. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, disability, age, sexual orientation, national origin, veteran status, or genetic information. Draper is committed to providing access, equal opportunity, and reasonable accommodation for individuals with disabilities in employment, its services, programs, and activities. To request reasonable accommodation, please contact hr@draper.com.","type","jobPosting","source","LC","accountId","36519950","organizationName","The Charles Stark Draper Laboratory, Inc.","applicationUrl","https://www.indeed.com/viewjob?jk=5314a461923cd78c&from=serp&vjs=3","Odon, IN","isRemote","location",{"_292":293,"_294":295},"createdAt","2026-09-18T07:41:40.993893264Z","updatedAt","2026-09-17T13:18:44.923Z","publishedAt","2026-09-16T00:00:00Z","expiresAt","2026-10-18T00:00Z","status","active","isExpired","isDiscoverable",true,"isSearchable","isSpotlight","isDraft","careerSkills",[175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212],"requiredEducation","4_college","benefitCategories",[174],"amount",151150,"isEmailRequired","isPhoneRequired","formattedDescription","

Overview:

Job Description Summary:

develop requirements, propose ways forward when customer requirements are unclear or incomplete, and adapt appropriately to changes in requirements Contribute to business development and proposal activities Develop, document, and teach best practices to less experienced engineers Perform or guide physical layout, including floor-planning, and simulate circuits using extracted parasitics.

Additional Job Description:

Preferred Qualifications:

City: Cambridge Job Location
State: Massachusetts Job Location
Postal Code: 02139-3563 The US base salary range for this full-time position is $82,300.00
$220,000.

","subtype","job","titleSearch","Hardware Validation Engineers","compensationType","salary","locationFlexibility","onsite","employmentTypeName","full_time","wage10thPercentileHourly",38.666826923076925,"wage30thPercentileHourly",42.50528846153846,"wage50thPercentileHourly",45.45480769230769,"growthRateFiveYear",-0.0206,"payGrowthScore",92.44354060335172,"jobSecurityScore",44.628615732797336,"compositeScore",68.53607816807452,"compositeLowConfidence","county","18027","state","18","sitemapPath","/engineering/validation-engineer/in/odon",[10],"eduLevelsName",[77],"lotCareerAreaName",[12],"lotOccupationName",[16],"lotSpecializedOccupation",[173],"minYearsExperience","5","minEduLevels","2","isCanonical","canonicalJobId","canonicalSlug","canonicalSitemapPath","groupVariantCount",1,"groupLocations",[170],"benefitNames",[169],"aiEnrichments",{"_142":143,"_144":145,"_146":147},"pay",{"_154":155,"_156":157,"_158":159,"_160":161,"_162":163,"_164":165,"_166":70,"_167":168},"extractedFilters",{"_92":93,"_153":95},"experienceLevel",{"_148":149,"_150":28,"_151":152},"estimatedYearsExperience",5,"isEntryLevel","explanation","Requires 5-7 years with a bachelor’s or 3-5 with a master’s; PhD reduces to 0-2 years.","employmentType","period","annual","currency","USD","rawMin",82300,"rawMax",220000,"hourlyMin",39.57,"hourlyMax",105.77,"disclosed","basis","extracted","Dental Insurance",{"_171":54,"_113":18,"_172":37,"_38":39,"_55":28,"_52":53,"_115":116},"city","jobId","18192015","insurance",{"_213":290,"_215":291,"_217":-5},{"_213":288,"_215":289,"_217":-5},{"_213":286,"_215":287,"_217":-5},{"_213":284,"_215":285,"_217":-5},{"_213":282,"_215":283,"_217":-5},{"_213":280,"_215":281,"_217":-5},{"_213":278,"_215":279,"_217":-5},{"_213":276,"_215":277,"_217":-5},{"_213":274,"_215":275,"_217":-5},{"_213":272,"_215":273,"_217":-5},{"_213":270,"_215":271,"_217":-5},{"_213":268,"_215":269,"_217":-5},{"_213":266,"_215":267,"_217":-5},{"_213":264,"_215":265,"_217":-5},{"_213":262,"_215":263,"_217":-5},{"_213":260,"_215":261,"_217":-5},{"_213":258,"_215":259,"_217":-5},{"_213":256,"_215":257,"_217":-5},{"_213":254,"_215":255,"_217":-5},{"_213":252,"_215":253,"_217":-5},{"_213":250,"_215":251,"_217":-5},{"_213":248,"_215":249,"_217":-5},{"_213":246,"_215":247,"_217":-5},{"_213":244,"_215":245,"_217":-5},{"_213":242,"_215":243,"_217":-5},{"_213":240,"_215":241,"_217":-5},{"_213":238,"_215":239,"_217":-5},{"_213":236,"_215":237,"_217":-5},{"_213":234,"_215":235,"_217":-5},{"_213":232,"_215":233,"_217":-5},{"_213":230,"_215":231,"_217":-5},{"_213":228,"_215":229,"_217":-5},{"_213":226,"_215":227,"_217":-5},{"_213":224,"_215":225,"_217":-5},{"_213":222,"_215":223,"_217":-5},{"_213":220,"_215":221,"_217":-5},{"_213":218,"_215":219,"_217":-5},{"_213":214,"_215":216,"_217":-5},"code","ES12DE8FEE470C15D269","value","Design Verification","proficiency","KS124LP64HJZV4GQ0ML2","Hardware Design","KS126G5622W08G2WRWC5","Microelectronics","BGS1E1B7E03C22EE6F65","Semiconductors","BGS6750F93FE71B34741","Mixed-Signal Integrated Circuits","KS121X172Q0LS2ZDG99Y","Printed Circuit Board","KS126706DPFD3354M7YK","Mathematics","KS1270P6SLFCFT476Y3R","New Product Development","KS125F678LV2KB3Z5XW0","Problem Solving","KS1212B6QR5SK1LSD4S4","Business Development","ES38E4DE8DCF54349FAE","Project Schedules","KS4428P6STFNTW4NQX3K","Yield Management","KS7G8G66P5G00BGZMTZ6","Application Specific Integrated Circuits","ES8B03DAD3B526316ED9","Organizational Skills","KSQPGV2XZO8UMNCC49LK","Detail Oriented","ES5171272FFBE00EEE84","Computer Architecture","KS1221D63GCHQJK5NQ6N","Complementary Metal Oxide Semiconductor (CMOS)","KS123115XHBZ77KJJK1J","Transistor","ESFAE6DCB0208346D3BF","Schematic Diagrams","KS120GV6C72JMSZKMTD7","Data Analysis","KS126ZK60X10ZQ7DRFLR","Nodes (Networking)","KS441BJ6LNS1QCJHRMTW","Test Planning","KS44175745H9Q0DPBDNT","Time Management","KS1253H61TTR1FZWSRH4","Innovation","KS122W179TCW8RVX29ZR","Engineering Design Process","KS120D96FHL88PZDKZKH","Algorithms","KS1227K6DGHN5PZTCDD0","Computer Engineering","KS124ZK5ZSPN3HVCX0VX","Integrated Circuits","ES9BD12EB76B360E0E89","Ability To Meet Deadlines","KS120QF5ZWHZFPWWNV4R","Automatic Test Equipment","KS683TN76T77DQDVBZ1B","Security Clearance","KS7G747655VG23WXMS9B","Prioritization","KS122SG5Y0Q5YQM7V8KT","Debugging","KS122556LMQ829GZCCRV","Communication","ESEB1D4619E6E83A061D","Planning","KS441BL62WQX7D722VW5","Testability","KS121X369RKT17LSJNZX","Circuit Design","KS122626T550SLQ7QZ1C","Procurement","lat",38.8428256,"lon",-86.9913959,{"_36":37,"_38":39,"_40":41,"_44":45,"_46":47,"_50":51,"_297":-5,"_23":54,"_19":20,"_68":28,"_73":28,"_298":-5,"_62":63,"_60":61,"_86":87,"_90":91,"_92":93,"_94":95,"_115":116,"_80":81,"_299":300,"_134":135,"_140":301,"_302":303},"logoUrl","isFavorited","groupCityNames",[54],{"_142":311,"_144":312,"_146":313},"bricks",[304,305],{"_306":310,"_308":309},{"_306":307,"_308":309},"content","$151,150.00","variant","gray","Full-Time",{"_154":155,"_156":157,"_158":159,"_160":161,"_162":163,"_164":165,"_166":70,"_167":168},{"_92":93,"_153":95},{"_148":149,"_150":28,"_151":152},"preloadedState",{"_355":356,"_357":358,"_359":360,"_361":362},"session",{"_354":28},"learnerProfile","statsigUser",{"_341":342,"_343":-7,"_344":345,"_346":347,"_348":349},"statsigSSR",{"_337":338,"_339":340},"experimentParams",{"_327":332,"_329":333,"_331":334},"experimentGroups",{"_327":328,"_329":330,"_331":328},"aa_job_details","Control","aa_explore_202608","Treatment","job_description_positioning",{"_336":328},{"_336":330},{"_335":328},"pane_variant","arm","gates",{},"configs",{},"userID","81c96944-b264-4f2b-a252-be9ef60be976","email","custom",{"_353":342},"customIDs",{"_352":342},"statsigEnvironment",{"_350":351},"tier","production","stableID","talloUid","isAuthenticated","userAndSession",{"_316":459,"_318":-5,"_460":28,"_461":462,"_463":464},"courseSearch",{"_404":405,"_406":387,"_407":408,"_409":387,"_410":-5,"_411":-5,"_412":-5,"_371":28,"_413":28,"_414":-5,"_415":416,"_417":-5,"_418":419,"_420":421,"_422":423},"careerNavigatorSlice",{"_56":388,"_389":34,"_390":391,"_392":393,"_394":70,"_395":70,"_396":-5,"_397":398},"caapCareerSearch",{"_363":28,"_364":34,"_365":366,"_367":368,"_369":370,"_371":28,"_372":-5,"_373":28,"_374":375},"myCareers","searchValue","searchResult",[],"comparisonData",[],"searchFilters",{"_376":377,"_378":34,"_379":34,"_380":381,"_382":383,"_384":385,"_386":387},"isLoading","comparisonError","shouldOpenTray","traitSpecificCareers",{},"selectedHub",[],"selectedEarning","selectedEducation","sortByField","name.keyword","sortOrder","asc","pageSize",10,"from",0,{"_36":399,"_400":401,"_44":402,"_403":34},"locationString","defaultLocation",{"_36":399,"_400":401,"_44":402,"_403":34},"scholarshipLocation",{"_36":399,"_400":401,"_44":402,"_403":34},"loadingLocation","loadingCaapAssessmentResults","caapAssessmentResult","industryPreference",[],"0","name","United States (Default)","nation","highlight","courses",[],"totalCount","filters",{"_424":34,"_425":28,"_426":28,"_427":28,"_428":28,"_429":28,"_430":28,"_431":28,"_432":28,"_433":434,"_435":436,"_437":438,"_439":440,"_441":442,"_443":444,"_445":446,"_447":-5,"_448":28,"_449":450,"_451":387,"_384":452,"_453":454,"_455":456},"activeFiltersCount","filterCounts","appliedFilters","sortInfo","isLoadingMore","error","favoriteCourseIds",[],"lastSearchTimestamp","prefetchedPages",[],"prefetchingPages",[],"prefetchedCourses",{},"searchQuery","withCertificate","isFree","withFreeCertificate","isUniversity","showSavedOnly","isBeginner","isIntermediate","isAdvanced","topLevelSubjects",[],"institutions",[],"subjects",[],"languages",[],"providers",[],"durationBuckets",[],"duration",{"_457":-5,"_458":-5},"language","hasSubtitles","subtitleLanguages",[],"page",20,"sortColumn","created","sortBy","desc","min","max",{"_470":28,"_354":28},"isOnboardingComplete","onboardingResume",{"_468":28,"_469":-5},"emailUpdateModal",{"_465":28,"_466":34,"_467":34},"open","newEmail","password","checked","resumeUrl","oktaChecked"]

Overview:

Job Description Summary:

Job Description:

Additional Job Description:

Preferred Qualifications:

City:

State:

Postal Code:

Overview:

Job Description Summary:

Additional Job Description:

Preferred Qualifications:

Find & Apply For Validation Engineer Jobs in Odon, Indiana

Senior/Principal Hardware ASIC Validation Engineer