Skip to main content
Tallo logoTallo logo

Find Jobs

Find Jobs Near You – Available Work in Your Location

Skip to job details

Back to Results

Apply for this opportunity

To apply for this job, you'll continue to an external website or email application.

Apple

ASIC Design and Integration Engineer

Career Insights for Manufacturing Process Engineer

See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.

Scorecard

Based on Oregon data

Review key factors to help you decide if this role fits your goals. How is this calculated?

Were these scores useful?

What they do

A Manufacturing Process Engineer develops workflow, work station, and equipment improvement recommendations within a company's manufacturing environment. Fine tunes manufacturing processes by researching, designing, modifying, and testing manufacturing methods and equipment. Evaluates manufacturing processes, applies knowledge of product design, fabrication, assembly, tooling, and material.

$124,238 / year median in Oregon

-1% projected decline

Explore Career

Job Description

ASIC Design and Integration Engineer Apple - 4.1 Beaverton, OR Job Details $129,300 - $194,700 a year 18 hours ago Benefits Employee stock purchase plan Health insurance Dental insurance RSU Retirement plan Qualifications Bachelor's degree Simulation tools Full Job Description Apple's Silicon Engineering team is looking for a highly skilled and motivated ASIC Design Engineer to join our dynamic group. In this role, you will develop custom SoCs that drive the performance and efficiency of Apple's products. You will work on cutting-edge technologies and collaborate with cross-functional teams to deliver groundbreaking solutions.
Description Design and Development:
Design and implementation of complex ASICs. Develop RTL using SystemVerilog and perform synthesis.
Verification:
Engage with simulation-based and formal verification teams to ensure robust design validation.
Integration and Testing:
Collaborate with hardware and software teams to integrate digital designs into complex SoCs.
Timing and Power Analysis:
Conduct timing analysis and power optimization to achieve PPA goals.
Documentation and Reporting:
Create detailed micro-architecture and design documentation.
Preferred Qualifications Experience:
Coursework in ASIC design including RTL design and verification. Hands-on experience with ASIC design tools and methodologies is essential.
Technical Skills:
SystemVerilog, RTL design and synthesis.
Problem-Solving:
Strong analytical and problem-solving skills.
Collaboration:
Excellent communication and teamwork skills, work effectively in cross-functional teams. Knowledge in CDC and RDC is a plus Minimum Qualifications Minimum of BS +0 years relevant industry experience Pay & Benefits At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $194,700, and your base pay will depend on your skills, qualifications, experience, and location. Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about
Apple Benefits Note:
Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.