Skip to main content
Tallo logoTallo logo

Senior Full Chip Physical Design Integration Lead

Job

OREGON EMPLOYMENT DEPARTMENT

Hillsboro, OR (In Person)

Part-Time

Posted 4 days ago (Updated 2 days ago) • Actively hiring

Expires 6/28/2026

Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
78
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Job Listing ID:
4499111
Job Title:
Senior Full Chip Physical Design Integration Lead Application Deadline:
Open Until Filled
Job Location:
Hillsboro
Date Posted:
05/26/2026
Hours Worked Per Week:
Not Provided Shift:
Not Provided Duration of Job:
Either Full or Part Time, more than 6 months You may contact this employer directly. (Obtain the contact information to print or add to your jobs.)
Job Summary:
Job Details:
Job Description:
Join Intel as SOC Physical Design Engineer, where you will play a pivotal role in shaping the future of custom IP and SoC designs. In this position, you will drive the physical design implementation of cutting-edge technologies, transforming RTL to GDS databases ready for manufacturing. Your expertise in physical design flows will directly contribute to optimizing power, frequency, and area metrics, enabling Intel to deliver high-performance products that empower innovation worldwide. This is an opportunity to be part of a dynamic team where your work will have a meaningful impact on Intel's mission to push the boundaries of technology and deliver industry-leading solutions. Responsibilities Work on SOC floorplan, Pin and macro placement optimizing area and efficiency. Perform physical design implementation for custom IP and SoC designs across the entire design flow, including synthesis, place and route, clock tree synthesis, floor planning, and static timing analysis. Conduct verification and signoff activities such as formal equivalence verification, reliability verification, power integrity analysis, and layout verification using industry-standard EDA tools. Drive design optimization across multiple power domains, static and dynamic power integrity analysis, and structural design checking. Participate in the development and enhancement of physical design methodologies and flow automation. Collaborate with cross-functional teams to ensure designs meet product-level parameters, quality benchmarks, and are ready for manufacturing.
Qualifications:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
Minimum Qualifications:
Bachelor's degree with 8+ years or master's degree with 6+ years or PhD. with 4+ years in Electrical/ Electronic Engineering, Computer Engineering, Computer Science or a related technical discipline. 4+ years of experience with the following technical skills: Proficiency in physical design flows, including synthesis, place and route, clock tree synthesis, and static timing analysis. Expertise in design optimization for physical design, multi-power plane design (MPP/UPF), and RTL to GDS workflows. Hands-on experience with scripting to automate design flows. Knowledge of EDA tools and methodologies for verification, reliability, timing closure, and power integrity analysis.
Preferred Qualifications:
Expertise in Design planning, Hierarchical design, SOC floorplan and optimizations. Strong analytical skills with the ability to identify and resolve complex design challenges efficiently. Effective communication skills and the ability to work collaboratively within a team-oriented environment. Experience developing and improving physical design methodologies and automation tools. Familiarity with industry trends and emerging technologies in physical design, ensuring designs remain forward-thinking and innovative.
Job Type:
Experienced Hire Shift:
Shift 1 (United States of America)
Primary Location:
US, Massachusetts, Beaver Brook Additional Locations:
US, Oregon, Hillsboro Business group: At the Data Center Group (D...
Job Classification:
Computer Hardware Engineers Access our statewide or regional occupation report for more information about wages, employment outlooks, skills, training programs, related occupations, and more. Compensation
Salary:
Not Provided Job Requirements
Experience Required:
 See Job Summary
Education Required:
None
Minimum Age:
N/A Gender:
N/A