Skip to main content
Tallo logoTallo logo
Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Sr. Principal AI Interconnect Architect

Job

Compunnel, Inc.

Milpitas, CA (In Person)

Full-Time

Posted 1 week ago (Updated 1 week ago) • Actively hiring

Expires 7/17/2026

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
100
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Sr. Principal AI Interconnect Architect California, Milpitas 05/14/2026 Full Time Active
Job Description:
Job Summary The AI Interconnect Architect designs and engineers high-speed networking and communication systems for AI inference infrastructure, including servers, racks, and chips. This role focuses on delivering bandwidth, power efficiency, scalability, and optimized transport protocols while leveraging advancd interconnect technologies such as PCIe, CXL, co-packaged optics, UALink, and Ultra Ethernet. The architect will define innovative scale-out architectures to optimize power, cost, and performance across diverse workloads. Key Responsibilities
System Architecture & Design:
Develop architectures for chip-to-chip interconnects and switched fabrics tailored for AI/ML scale-out.
Performance Optimization:
Analyze trade-offs in bandwidth, latency, power, area, and reliability to ensure optimal system performance.
Technology Development & Standards:
Participate in industry standard bodies to contribute, influence, and shape future specifications.
Cross-functional Collaboration:
Partner with SoC, package design, and software teams to ensure seamless integration of interconnect solutions. Required Qualifications Master's or Ph.D. in Electrical Engineering, Computer Engineering, or Computer Science. 10-15 years of experience developing interconnect technologies, including transport and link-level protocols, switching fabrics, QoS, reliable communication methods, and Software Defined Networking. Familiarity with fabric topologies such as Fat Tree, Leaf-Spine (Clos), Torus, and Meshed, with an understanding of their applicability to different workloads and system configurations. Strong knowledge of AI hardware architecture, including GPU/accelerator clusters and data center infrastructure. Deep expertise in interconnect technologies and protocols such as PCIe, CXL, NVLink, UALink, Ethernet, Ultra Ethernet, and serial links. Ability to develop performance models through advanced modeling and simulation techniques. Preferred Qualifications (if any) Experience influencing industry standards and contributing to technical working groups. Demonstrated leadership in guiding cross-functional teams on interconnect architecture strategies. Certifications (if any) Relevant certifications in networking, interconnect technologies, or AI hardware architecture (preferred but not required).