Tallo logoTallo logo

Senior ASIC Modeling Software Engineer

Job

Upscaleai

Santa Clara, CA (In Person)

$150,000 Salary, Full-Time

Posted 2 weeks ago (Updated 2 weeks ago) • Actively hiring

Expires 5/28/2026

Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
83
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

Location:
On-site in
Santa Clara, CA Job Type:
Full-Time Company:
Upscale AI Team Size:
+100 employees
Industry:
High-Tech /
Emerging Infrastructure Department:
ASIC AI Why join Upscale AI Upscale AI is building high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $300M in funding and rapid global adoption, we are scaling systems designed for the world's most demanding AI workloads. We focus on first-principles engineering across silicon, systems, and networking—where performance, scale, and execution are critical. Our team is talent-dense and high-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact. If you're looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI—Upscale AI is where you can produce meaningful work at the frontier—and operate at a high standard. Position Overview We're building the simulation platform for UpscaleAI's next-generation AI networking ASICs. The platform is a functionally accurate software model of our ASIC architecture, enabling software development, verification, and customer validation before silicon is available. You'll be responsible for developing, testing and maintaining the platform across multiple ASIC generations, ensuring it accurately represents hardware behavior and scales to support our customers' demanding AI infrastructure workloads. Key Responsibilities Design and implement software model components that accurately simulate ASIC behavior (forwarding engines, schedulers, memory subsystems, control plane interfaces) Translate architectural specifications and microarchitecture documents into high-fidelity C++ models, ranging from functionally accurate to performance-accurate depending on the subsystem Develop and maintain the register model, memory map, and configuration interfaces Implement packet processing pipelines for multiple forwarding modes Optimize model performance for large-scale simulations Collaborate with RTL engineers to ensure model-to-silicon correlation Work with the architecture team to validate algorithm and architectural choices through simulation Work with SDK and platform software teams to enable software development and validation on the model Support multiple ASIC versions with maintainable, configurable model architecture Requirements 7+ years of experience in C/C++ architecture model development, cycle-aware simulation, or ASIC verification Expert-level C++ programming (modern C++17) Deep understanding of network switch/router architecture: forwarding tables, scheduling, QoS, ACLs Experience with packet processing pipelines and dataplane simulation Familiarity with hardware description languages (Verilog/SystemVerilog) and reading RTL Experience with gRPC, Protocol Buffers, or similar IPC mechanisms Experience with C++ unit testing frameworks (e.g., Google Test) Familiarity with Python for test automation, tooling, and scripting Strong debugging skills across software and hardware domains Nice to Have Experience with AI/ML networking (scale-up fabrics, RDMA, collective operations) Experience using ns-3 and/or HTSim to model high performance network architectures. Familiarity with SAI (Switch Abstraction Interface) or SONiC Experience with FPGA prototyping or emulation platforms Background in memory subsystem modeling (DDR, HBM, caches) Experience with configuration-driven simulation frameworks (YAML, JSON, protobuf-based config)
What You'll Work On ASIC Architectural Model:
Our current-generation ASIC simulator Next-gen ASIC models: Future silicon with enhanced AI networking features Multi-chip simulation: Modeling systems with multiple interconnected ASICs Performance optimization: Making large-scale simulations practical
Compensation:
We're targeting a salary range of $150,000 – $180,000 for this role. Where you fall within that range depends on your experience, skills, and impact—we benchmark against internal levels to keep things fair and consistent. Upscale AI is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment opportunities to minorities, women, individuals with disabilities, and protected veterans. Upscale AI is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: hiring@upscaleai.com . This contact information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.

Similar remote jobs

Similar jobs in Santa Clara, CA

Similar jobs in California