Skip to main content
Tallo logoTallo logo

Find Jobs

Find Jobs Near You – Available Work in Your Location

Skip to job details

Back to Results

Apply for this opportunity

To apply for this job, you'll continue to an external website or email application.

Cadence Design Systems, Inc.

Sr. Principal Product Engineer

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
74
out of 100
Average of individual scores

Were these scores useful?

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This opportunity is for a Product Engineer in the Digital and Signoff Group (DSG) at Cadence. The Cadence Digital and Signoff Group will offer you a dynamic environment in which you will work with innovative R D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms. As Product Engineer, you will be a source of technical place and route expertise to Cadence customers and to R D. You are a motivated and energetic engineer with a deep understanding of ASIC design methodologies and of every stage of the RTL to GDSII flow. You have proven hands-on experience with timing closure and PPA optimization at 16nm and below nodes. You combine your deep understanding with strong analysis skills to debug customer problems and propose solutions, with an organized and coherent approach. You are an excellent communicator.
Position Responsibilities:
Support Cadence products in the Digital and Signoff team. Track and debug customer issues and work with R D and release team on issue resolution. Run design benchmarks and develop flows and solutions.
Position Requirements:
MS in EE with 2+ years of experience in Digital Implementation, either as a design engineer or as a product engineer Strong understanding of VLSI physical design and timing analysis; familiarity with digital implementation challenges including clock tree synthesis, routing optimization and silicon signoff. Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below nodes. Exposure to, and solid understanding of, hierarchical design methodologies and low power design Energetic team player with a passion for problem solving Strong analysis skills with a track record to prove it Strong communication skills (verbal and written) Automation skills using Perl, Tcl and shell scripting The annual salary range for California is $143,500 to $266,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.
Our benefits programs include:
paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more. We're doing work that matters. Help us solve what others can't.

Benefits

  • Paid Time Off (PTO)
  • 401(k) Plans
  • Other Retirement and Savings
  • Employee Stock Options (ESOs)