Find Jobs
Find Jobs Near You – Available Work in Your Location
Skip to job details
M
Micron
Staff Design Engineer, HBM Architecture
Career Insights for Civil / Architectural Designer / Drafter
See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.
Scorecard
Based on California data
Review key factors to help you decide if this role fits your goals. How is this calculated?
What they do
A Civil or Architectural Designer or Drafter prepares detailed drawings for building plans and architectural designs. Creates drawings according to specifications provided by an architect, and uses computer-aided design and drafting technology.
$73,211 / year median in California
+0% projected growth
Job Description
Staff Design Engineer, HBM Architecture Micron - 3.7 Folsom, CA Job Details Full-time $146,000 - $297,000 a year 3 hours ago Benefits Paid holidays Health insurance Paid time off Family leave Vision insurance Qualifications Electronics design Schematic capture Digital circuit design Full Job Description Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Job Description The HBM Architecture team develops advanced datapath solutions that enable industry‑leading bandwidth, power efficiency, reliability, and scalability for Micron's next‑generation High Bandwidth Memory (HBM) products. The team collaborates closely across design, PHY, ECC, verification, layout, and system groups to drive innovative logic‑die and core‑die architectures from concept through production. We are seeking a highly motivated HBM Datapath Architect to architect, design, and optimize high‑speed data paths for next‑generation High Bandwidth Memory (HBM) products! This role focuses on logic‑die and core‑die datapath circuitry, enabling industry‑leading bandwidth, power efficiency, reliability, and scalability across JEDEC and custom HBM solutions. The ideal candidate will work closely with design, PHY, ECC, verification, layout, and system teams to deliver robust datapath designs from concept through silicon bring‑up and production. Responsibilities will include, but are not limited to: Architect and design HBM read and write datapath across core and logic die, including alignment, buffering, timing, and control logic Develop high‑speed, low‑latency datapath circuits supporting multi‑channel HBM architectures and wide internal buses Optimize datapath designs for bandwidth, power, area, and timing closure at advanced technology nodes Design and integrate data reliability features, including parity, ECC hooks, lane redundancy, and remapping mechanisms Collaborate with multi-functional teams to translate specifications into robust micro‑architectures Collaborate with PHY, DFT, verification, and layout teams to ensure accurate functionality, testability, and manufacturability Drive schematic‑level and RTL‑level datapath implementations, including clocking, gating, and reset strategies Contribute to design reviews, documentation, and technical mentoring across HBM programs Demonstrate proficiency in using AI-enabled tools (e.g., Microsoft Copilot and other approved AI solutions) to improve productivity, streamline workflows, analyze information, and accelerate problem solving.