Find Jobs
Find Jobs Near You – Available Work in Your Location
Skip to job details
MI
MediaTek Inc.
Integrated Voltage Regulator (IVR) Engineering Lead
Career Insights for Integrated Circuit (IC) Design Engineer
See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.
Scorecard
Based on California data
Review key factors to help you decide if this role fits your goals. How is this calculated?
What they do
An Integrated Circuit (IC) Design Engineer designs and develops integrated circuits used in electronic devices and communications systems. Designs circuitry and builds circuitry frameworks for products and systems.
$169,969 / year median in California
+2% projected growth
Job Description
Integrated Voltage Regulator (IVR) Engineering Lead Apply Save Job Category Chip Design Location San Jose, CA Experience More than 8 Years Work Expe. Education Master's Degree Job Description MediaTek's Data Center team is at the forefront of innovation, driving the development of cutting-edge technologies that power the world's most advanced data centers. We are a dynamic group of system architects, packaging technology developers, and SoC design experts dedicated to creating high-performance, efficient, and reliable solutions. Our team collaborates closely to push the boundaries of technology, ensuring optimal performance, power efficiency, and scalability for data center applications. Join our Data Center team and be a part of the technological revolution that is shaping the future of data centers. If you are passionate about innovation and have the expertise to drive strategic technology development, we would love to hear from you. Responsibilities
- Lead and mentor a team of analog, mixed-signal, and power delivery engineers, providing technical direction and fostering a culture of innovation, execution excellence, and continuous learning.
- Define and drive the architecture, modeling, design, and validation of integrated voltage regulator (IVR) solutions for next-generation CPU, GPU, AI, and accelerator products.
- Oversee the development of high-performance IVR architectures, ensuring best-in-class efficiency, power density, transient response, voltage accuracy, power integrity, reliability, and thermal performance.
- Drive requirements definition, feasibility analysis, architecture tradeoffs, and design reviews while collaborating closely with silicon, package, platform, thermal, product, and manufacturing teams.
- Develop innovative on-die and on-package power delivery solutions leveraging advanced CMOS technologies, integrated passive devices, digital control techniques, and co-optimization across silicon, package, and system power delivery networks.
- Lead power delivery roadmap planning, technology assessments, and vendor engagements to accelerate adoption of next-generation IVR technologies.
- Collaborate with system architects to optimize power management strategies, dynamic voltage scaling, telemetry, and workload-aware power delivery solutions.
- Communicate complex technical concepts clearly to executive leadership, customers, and cross-functional stakeholders while representing the team in technical reviews and strategic planning discussions. #LI-WC2 Main Requirements and Qualifications Requirements
- Master's degree or Ph.D. in Electrical Engineering or a related field.
- 15+ years of experience in power delivery architecture and design for advanced SoC, CPU, GPU, AI, or accelerator products.
- 5+ years of demonstrated leadership experience managing and mentoring engineering teams.
- Proven track record of driving complex power delivery solutions from concept through silicon validation and volume production.
- Deep expertise in integrated voltage regulators (IVRs), switched-capacitor and/or inductive DC-DC converters, LDOs, digital power management, and advanced CMOS technologies.
- Strong understanding of power delivery network (PDN) design, control loop theory, power integrity, transient response, electromagnetic interference (EMI), and thermal management.
- Experience with silicon-package-system co-optimization and advanced packaging technologies for high-current, high-density power delivery applications.
- Proficiency with Cadence Virtuoso, Spectre, AMS simulation environments, Matlab, Python, and power modeling tools.
- Strong analytical, problem-solving, communication, presentation, and stakeholder management skills.
- Ability to influence technical direction across multiple disciplines and align teams around strategic product goals.