Design, implement, verify, and integrate FPGA solutions for advanced digital hardware systems. Job Requirements Bachelor's degree in a STEM field with at least 5 years of relevant experience. Advanced degree in a related field with at least 3 years of relevant experience may be considered. Active U.S. government Final Secret Security Clearance. Minimum of 3 years of professional experience in FPGA development, ASIC front-end development, or a related area. Proficiency with VHDL and/or Verilog. Experience with digital circuit architecture and design. Experience with FPGA resource tradeoff analysis. Experience with timing analysis and timing closure. Experience with FPGA platforms such as AMD/Xilinx, Altera, or Microchip. Experience with FPGA toolchains such as Vivado, Quartus, or Libero. Experience debugging FPGA or ASIC systems. Experience with revision control tools such as Git or Subversion. Preferred Skills Experience with high-speed digital interfaces and protocols such as DDR, PCIe, and Ethernet. Experience with chip-level verification techniques including constrained-random verification and functional coverage. Experience with SystemVerilog. Experience performing FPGA or ASIC lab validation. Experience using advanced laboratory test equipment. Experience with Unix environments. Experience with scripting languages. Experience with C or C++. Experience with Perl. Job Responsibilities Develop FPGA requirements, architectures, and detailed designs. Implement FPGA solutions using VHDL or Verilog. Perform FPGA verification and validation activities. Integrate developed FPGA designs onto target hardware. Perform timing analysis and timing closure. Evaluate FPGA resource utilization and design tradeoffs. Debug FPGA hardware and logic issues. Support FPGA certification and technical analysis activities. Perform peer reviews of FPGA development artifacts. Review design, verification, and implementation documentation. Participate in Agile planning and development activities. Manage change requests and task assignments through Jira.il

Pay Details:

The Company will consider qualified applicants with arrest and conviction records in accordance with federal, state, and local laws and/or security clearance requirements, including, as applicable: The California Fair Chance Act Los Angeles City Fair Chance Ordinance Los Angeles County Fair Chance Ordinance for

Employers San Francisco Fair Chance Ordinance Massachusetts Candidates Only:

It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.