Find Jobs

Find Jobs Near You – Available Work in Your Location

Skip to job details

Back to Results

Apply for this opportunity

To apply for this job, you'll continue to an external website or email application.

Apply Offsite

J2B Global LLC

Interface IP Verification Engineer

Pay: Not specified

Posted: 4 days ago

Location: San Jose, CA (Onsite)

Last Updated: 1 day ago

Hours: Full-Time

Expires: 10/20/2026

Career Insights for Verification Engineer

See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.

Scorecard

Based on California data

Review key factors to help you decide if this role fits your goals. How is this calculated?

Were these scores useful?

What they do

A Verification Engineer is responsible for ensuring that a product meets its specifications and requirements. Designs methods to test products, identify bugs in software products, and communicates with cross-functional teams, ensuring product development procedures and outcomes meets regulations. Primary objective is to verify that the system functions correctly and reliably according to its design and intended purpose.

$158,679 / year median in California

Explore Career

Job Description

Interface IP Verification Engineer J2B Global LLC San Jose, CA Job Details 7 hours ago Qualifications Verilog Debugging Packet capture analyzers Full Job Description Interface IP Verification Engineer W2

Full Time San Jose, CA Visa:

US CitizenGreen Card

GC-EADH4-EADOPTTNEAD

Job Summary:

We are looking for an IP Verification Engineer with strong experience in PCIe, DDR, Ethernet, USB, or similar interface protocols to verify and debug interface IPs. Responsibilities Verify interface IPs for protocol compliance and reliability. Develop UVM testbenches using VIPs. Perform corner-case and stress testing. Debug protocol-level issues and work with design teams to resolve them. Ensure designs meet required protocol specifications. Required Skills Strong knowledge of PCIe, DDR, USB, Ethernet, or similar protocols. Hands-on SystemVerilog and UVM experience. Experience integrating and using VIPs. Experience with protocol analyzers and debugging. Preferred High-speed interface experience. Understanding of PHY-layer concepts. Refer