Tallo logoTallo logo

JB061568 - Lead ASIC DFT Engineer

Job

USM Business Systems

San Jose, CA (In Person)

Full-Time

Posted 1 week ago (Updated 2 hours ago) • Actively hiring

Expires 6/14/2026

Apply for this opportunity

This job application is on an outside website. Be sure to review the job posting there to verify it's the same.

Review key factors to help you decide if the role fits your goals.
Pay Growth
?
out of 5
Not enough data
Not enough info to score pay or growth
Job Security
?
out of 5
Not enough data
Calculating job security score...
Total Score
100
out of 100
Average of individual scores

Were these scores useful?

Skill Insights

Compare your current skills to what this opportunity needs—we'll show you what you already have and what could strengthen your application.

Job Description

USM Jobs / Lead
ASIC DFT
Engineer High Contract
JB061568
- Lead
ASIC DFT
Engineer Apply Start Date:
Interview Types Skills ASIC DFT, Visa Types Green Card, US Citiz.. Job Description Apply for this Job Required Skills & Qualifications Strong hands-on experience in
ASIC DFT
with end-to-end ownership. Solid understanding of DFT fundamentals, fault models, test techniques, and test coverage concepts. Deep expertise in scan architecture, ATPG, MBIST, LBIST, JTAG, boundary scan, and silicon debug. Hands-on experience with Synopsys, Cadence, and Siemens/Mentor EDA tools. Proven experience in scan insertion, ATPG setup, simulation, debug, and DRC analysis. Experience with MBIST implementation and verification; SMS experience preferred. Experience with scan architecture and scan chain stitching; Tessent/SSN experience preferred. Strong understanding of PLLs, RTL design, synthesis flows, logical equivalence checking (LEC), and physical design implementation. Proven post-silicon debug and silicon bring-up experience. Exposure to large SoC designs, hierarchical DFT flows, and multi-domain integration challenges. Strong communication skills and the ability to work independently with minimal ramp-up. Preferred Experience MBIST post-silicon validation. ATPG simulations and fault coverage debug.
DFT RTL, DFD, DFT
verification, and IP-level DFT integration. DFT SDC creation and DFT timing closure support. Boundary scan, iJTAG, SSN, and design-for-debug methodologies.
TCL/PERL
scripting for DFT automation, reporting, and debug. Experience working across multiple ASIC technology nodes and complex product development cycles. Familiarity with yield learning, diagnosis, and manufacturing test optimization. Name
  • Email
  • Phone
  • Visa Type
  • Select Visa Type H1B Green Card US Citizen
H4 - EAD OPT CPT GC EAD TN
- Trade
NAFTA L2 EAD C2C/1099 TN
Permit Holder Attach Resume
  • Choose file City
  • State Select
AK AL AR AZ
Byram CA CO Cokato
CT DC DE FL GA HI IA ID IL IN KS KY LA
Lowa
MA MD ME
Medfield
MI MN MO MS MT NC ND NE NH NJ NM NV NY OH OK
Ontario OR PA Ramey
RI SC SD
Sublimity TN Trimble
TX UT VA VT WA WI WV WY
Country United States Submit Information Locations San Jose, CA Position Open to Anywhere in the US, but will work on-site Industry Manufacturing Status Open Job Age 1 Day's Created Date 05/07/2026 No.of Positions 1 Duration 12 Zip Code

Similar remote jobs

Similar jobs in San Jose, CA

Similar jobs in California