Find Jobs
Find Jobs Near You – Available Work in Your Location
Skip to job details
T
Teradyne
Digital Verification Engineer Lead (MTD, Tualatin, OR)
Career Insights for Verification Engineer
See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.
Scorecard
Based on Oregon data
Review key factors to help you decide if this role fits your goals. How is this calculated?
What they do
A Verification Engineer is responsible for ensuring that a product meets its specifications and requirements. Designs methods to test products, identify bugs in software products, and communicates with cross-functional teams, ensuring product development procedures and outcomes meets regulations. Primary objective is to verify that the system functions correctly and reliably according to its design and intended purpose.
$139,186 / year median in Oregon
Job Description
We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world! We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive. Our Purpose TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day. We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team - one that makes better decisions, drives innovation and delivers better business results. Opportunity Overview Act as a digital functional verification technical lead responsible for the planning, strategy, and execution of challenging FPGA verification projects. Provide technical leadership for large, cross-site verification teams. The position requires interfacing with other functional groups (e.g. hardware, software, applications). All About You We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you're ready to join us in this mission, take a closer look at the minimum criteria for the position. Master's Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science or closely related field with a minimum of 10 years of relevant work experience OR Bachelor's Degree or equivalent in Electrical Engineering/Computer Engineering/Computer Science or closely related field with a minimum of 12 years of relevant work experience
Experience with verification planning and testbench architecture Experience with complete functional verification cycle from Design Specification Review to verification closure
Proficient with System Verilog Constraint Random Testing, Assertions and Functional Coverage driving functional verification
Expertise with UVM testbench development and Verification IP integration
Experience with Reference models development and integration Knowledge of at least one of the following protocols/technologies: Ethernet, PCIe, AXI, MIPI, DRAM, FLASH
Experience with regression failures analysis
Experience with verification progress tracking
Experience writing automation scripts (e.g. Makefiles, shell programming, TCL, Perl, Python)
Experience working with revision source control (e.g. clearcase, git, svn)
Ability to track and bring issues to closure. Detailed oriented. Excellent planning and organizational skills. Experience leading verification team
Experience working with teams located in different time zones
Experience mentoring junior engineers Desired (but not required) skills/experience: Experience in FPGA design implementation with System Verilog
Experience in verification of Automated Test Equipment functionality Static and/or dynamic Formal Verification
Experience with GVP source control continuous integration tool