Find Jobs
Find Jobs Near You – Available Work in Your Location
Skip to job details
MT
Micron Technology
HBM 3D Power Delivery Network (PDN) Engineer
Career Insights for Network Engineer / Architect
See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.
Scorecard
Based on Texas data
Review key factors to help you decide if this role fits your goals. How is this calculated?
What they do
A Network Engineer or Architect designs and builds computer network systems, including software and hardware. Runs program and system tests, solves technical problems and maintains the network system. Designs and analyzes computer network models.
$128,349 / year median in Texas
-6% projected decline
Job Description
Req ID:
JR104500 HBM 3D
Power Delivery Network (PDN) Engineer Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. As an HBM Power Delivery Network (PDN) Engineer, you will be part of the Heterogeneous Integration Group (HIG), responsible for the design, analysis, and optimization of power delivery networks for next-generation HBM products. You will work closely with architecture, design, physical design, packaging, and product engineering teams to ensure robust, efficient, and manufacturable power delivery solutions that meet aggressive performance, power integrity, and reliability targets. This is a hands-on technical role focused on PDN design, EM/IR analysis, and cross-domain optimization across technology, design, and layout. Key Responsibilities- Design and develop SoC-level and HBM-cube-level power delivery networks for HBM designs, including power grid architecture, routing strategies, and decoupling schemes.
- Perform EM/IR analysis and optimization using industry-standard tools (e.g., Cadence RedHawk, Ansys Totem) to ensure power integrity across dynamic workloads.
- Collaborate with physical design teams on floorplanning, placement, and routing strategies to enable efficient PDN implementation.
- Drive power integrity closure across multi-mode/multi-corner scenarios, identifying and mitigating droop, noise, and electromigration risks.
- Work with package and system teams to co-optimize die-package-system PDN interactions, including bump/pad assignment and current distribution.
- Develop and validate power models, including activity-based current profiles and transient analysis for realistic workload scenarios.
- Partner with architecture and design teams to influence power-aware design decisions, including power domains, gating strategies, and current demand shaping.
- Support signoff activities, including EM, IR, and reliability verification, ensuring design meets long-term reliability and manufacturability goals.
- Debug and root-cause PDN-related issues during pre-silicon and post-silicon phases, including silicon correlation and model refinement.
- Improve PDN methodologies through automation, scripting, and best-practice development across HBM programs. Qualifications
- Strong experience in power delivery network design and analysis for complex SoCs or high-performance ASICs.
- Proficiency with EM/IR analysis tools such as RedHawk, Totem, or equivalent.
- Proficiency with Spice based simulation tools and 3D modeling of PDN networks.
- Solid understanding of IR drop, electromigration, dynamic voltage droop, and power noise mechanisms.
- Experience with physical design flows and close interaction with floorplanning, routing, and implementation teams.
- Familiarity with full RTL-to-GDSII design flow and signoff methodologies.
- Strong analytical and debugging skills with the ability to drive complex issues to closure. Preferred Qualifications
- Experience with HBM, DRAM, or memory-centric SoC designs, including understanding of 3DIC power delivery challenges.
- Familiarity with die-package-system co-design and advanced packaging technologies (e.g., 2.5D/3D integration).
- Experience with transient and vector-based power analysis methodologies.
- Knowledge of JEDEC standards and memory subsystem behavior.
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- Minimum 10 years of experience in a related field.
- Proven ability to mentor and develop junior engineers.
Relocation Level:
TBD Before Getting Started Please review Micron's Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs.Note in particular that:
- Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.
- If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.