Find Jobs
Find Jobs Near You – Available Work in Your Location
Skip to job details
MT
Micron Technology
Principal DFT Engineer, HBM
Career Insights for Integrated Circuit (IC) Design Engineer
See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.
Scorecard
Based on California data
Review key factors to help you decide if this role fits your goals. How is this calculated?
What they do
An Integrated Circuit (IC) Design Engineer designs and develops integrated circuits used in electronic devices and communications systems. Designs circuitry and builds circuitry frameworks for products and systems.
$169,969 / year median in California
+2% projected growth
Job Description
Req ID:
JR97969 Principal DFT Engineer, HBM Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. As a Principal SoC DFT Engineer within the Heterogeneous Integration Group (HIG), you will be responsible for the DFT architecture, implementation, and signoff of complex HBM base-die System-on-Chip (SoC) designs. This role is part of the SoC execution team, working closely with RTL design, verification, physical design, and product engineering to ensure robust, scalable, and manufacturable test solutions from pre-silicon development through tapeout and product bring-up. Responsibilities will include, but are not limited to:- Own SoC-level DFT implementation, including scan, MBIST, LBIST (as applicable), boundary scan (JTAG), and test access architectures for HBM base-die designs.
- Drive DFT architecture definition early in the design cycle, ensuring alignment with SoC integration, floor planning, timing, power, and physical design constraints.
- Implement and integrate DFT logic at the block, subsystem, and full-chip levels, working closely with RTL and integration teams.
- Own DFT flow execution and signoff, including lint, CDC, DFT rule checks, ATPG readiness, and coverage closure.
- Collaborate with physical design teams to ensure DFT solutions are optimized for placement, routing, timing closure, and DRC/LVS signoff.
- Work closely with verification, product engineering, test, probe, and manufacturing teams to ensure testability, diagnosability, and smooth silicon bring-up.
- Support pre-silicon debug of DFT-related issues and assist with post-silicon bring-up and yield/debug analysis.
- Partner with CAD and methodology teams to define, improve, and standardize DFT flows across HBM SoC programs. Required Experience
- Bachelor's degree or higher in Electrical Engineering, Computer Engineering, or related field.
- 7+ years of relevant experience in SoC design, DFT, or implementation for complex digital ASICs or SoCs.
- Job title and level can scale depending on experience and qualifications. Successful candidates for this position will have:
- Experience with scan insertion, MBIST/LBIST architectures, JTAG/boundary scan, and ATPG concepts.
- Familiarity with full RTL-to-GDS SoC flows, including interaction between DFT, synthesis, STA, and physical design.
- Experience working with large, complex SoCs involving multiple IPs and subsystems.
- Proficiency with industry-standard EDA tools from Siemens, Synopsys, and/or Cadence for DFT and implementation.
- Familiarity with scripting languages (Python, Tcl, Perl, etc.
Systems Design Engineering MTS Relocation Level:
TBD Before Getting Started Please review Micron's Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs.Note in particular that:
- Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.
- If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.