Find Jobs
Find Jobs Near You – Available Work in Your Location
Skip to job details
MI
MediaTek Inc.
Analog/Mixed-Signal Layout Engineer
Career Insights for Integrated Circuit (IC) Design Engineer
See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.
Scorecard
Based on Massachusetts data
Review key factors to help you decide if this role fits your goals. How is this calculated?
What they do
An Integrated Circuit (IC) Design Engineer designs and develops integrated circuits used in electronic devices and communications systems. Designs circuitry and builds circuitry frameworks for products and systems.
$148,978 / year median in Massachusetts
+14% projected growth
Job Description
Analog/Mixed-Signal Layout Engineer Apply Save Job Category Chip Design Location Woburn, MA Experience More than 6 Years Work Expe. Education AD/Professional Qualification Job Description MediaTek is a global fabless semiconductor industry leader, providing solutions from the edge to the cloud and powering over 2 billion connected devices every year. Established in 1997, our leading-edge technologies keep the world connected and enhance everyday life. At the forefront of innovation, MediaTek drives advancements in transformative technologies such as AI, 5G/6G, and Wi-Fi 8. Our high-performance, power-efficient solutions form the foundation for a smarter, more connected world, enabling devices from smartphones, smart homes, and AI PCs to high-performance computing, automotive, and AI data centers. As a trusted partner to the world's leading brands, we are committed to ensuring access to world-class technology for everyone. Our dedication to accelerating AI underscores our mission to enrich the future of humanity. We are seeking an exceptional layout candidate that can develop high-quality layouts in cutting edge technologies for advanced data converters, power management, and various other IP, from initial planning to final database sign-off. The candidate will join a diverse and highly motivated group working on emerging applications in the consumer and enterprise space within a fast-paced environment. The candidate should be familiar with layout techniques to optimize matching, minimize noise coupling and supply line drops, reduce parasitics, and other optimizations. Main Requirements and Qualifications
- Bachelor degree with 6 years of experience or equivalent.
- Work closely with designers to discuss circuit concerns, and develop effective solutions together.
- Able to assume responsibility, work independently, and deliver high-quality layouts on schedule.
- ADC, DAC, Bias, LDO layout experience in deep sub-micron CMOS and FinFET technologies.
- Experience with double/multiple patterning processes.
- Experience with EM/IR tools and results analysis.
- Familiar with Layout-Dependent Effects (LDE) and how to mitigate/fix existing affected areas.
- Solid understanding of traditional analog circuit operation.
- Capability to innovate and optimize layout solutions for power, performance, and area.
- Proficient with Virtuoso L/XL layout tool.
- Proficient with Calibre verification tool and runset violation analysis.
- Experience generating parasitic extractions using Star, QRC, or similar tool.
- Strong interpersonal, teamwork, and communication skills.
Nice To Have:
- Minimum 2 years FinFET experience.
- Experience floorplanning top-level IP and assigning tasks to available resources.
- Experience with version control tools (SOS, ICManage, etc.).
- Rudimentary knowledge of tool flows (especially checking
- .log files) for basic self-debug.
- SKILL coding experience.
- Experience working with off-site layout resources and support.
- Enthusiasm to contribute to improving group layout methodologies.
- Experience with self-analyzing parasitic extractions for root causes of performance degradation.
Salary range:
$140,600- $200,300 annually.