Skip to main content
Tallo logoTallo logo

Find Jobs

Find Jobs Near You – Available Work in Your Location

Skip to job details

Back to Results

Apply for this opportunity

To apply for this job, you'll continue to an external website or email application.

100 Intel Corporation

Signal Integrity Engineer

Career Insights for Integrated Circuit (IC) Design Engineer

See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.

Scorecard

Based on Oregon data

Review key factors to help you decide if this role fits your goals. How is this calculated?

Were these scores useful?

What they do

An Integrated Circuit (IC) Design Engineer designs and develops integrated circuits used in electronic devices and communications systems. Designs circuitry and builds circuitry frameworks for products and systems.

$162,645 / year median in Oregon

+0% projected growth

Explore Career

Job Description

Job Details:
Job Description:
Join Intel's Networking Solutions Group (NSG) as a Signal Integrity Engineer, applying deep expertise in electrical signals and systems to deliver best-in-class Ethernet and PCIe networking solutions for AI and HPC infrastructure. You will collaborate with internal engineering teams and ecosystem partners to define, validate, and optimize signal integrity requirements across advanced network hardware, including high-speed SerDes (112G/lane and beyond), complex boards, packages, and
IBIS-AMI
models. You will perform simulation, analysis, and bench validation using state-of-the-art instrumentation to ensure compliance with industry standards, resolve complex technical challenges, and improve product robustness and performance. Through your work, you will directly influence the quality of Intel's FNIC, IPU, and Ethernet-enabled SoC products and enable customer success, helping enterprises and hyperscalers deploy reliable, high-performance networking solutions built on Intel technology. Responsibilities will include but are not limited to: Deliver signal integrity solutions for large, complex high-speed boards, and packages. Develop die-to-die interconnect modeling - Define signal integrity rules, review implementation, document characterization, and measurement reports. Apply knowledge of signal integrity tradeoffs to interconnect simulations and guide platform implementation. Characterize test structures to correlate simulations with interconnect measurements using test equipment. Document and provide implementation guidelines to the end customers as part of the platform design guide. Perform conformance measurements and debug failures. Collaborate with IP design teams and silicon integration teams to meet targeted product requirement The ideal candidate should show the following behavioral traits: Strong technical communication skills willing to collaborate across teams and stakeholders.
Qualifications:
Minimum qualifications are required to be initially considered for this position: This role requires regular onsite presence to fulfill essential job responsibilities. Bachelor's degree in computer, electrical, systems engineering, or a related technical field with 3+ years of experience. OR Master's degree in computer, electrical, systems engineering, or a related technical field with 2+ years of experience .
Experience required:
Foundational signal and systems knowledge including time/frequency domain analysis, lumped/distributed regime, linear phase, log vs linear scale, dB vs dBm units, root-sum-square (RSS) hand calculations. Exposure to computational tools and packages such as Python SciPy/NumPy, MATLAB or similar. Hands-on experience in signal integrity engineering Preferred qualifications, are in addition to the minimum requirements and are considered a plus factor in identifying top candidates: Time and frequency domain bench measurements and equipment expertise- Technical knowledge of Ethernet or PCIe communication technologies and associated standards. Experience with other protocols (SATA, USB, DDR) beneficial as well. Board layout and/or rules checking using tools such as Cadence Allegro or similar. Direct experience with VNA based measurements and manipulating S-parameter (Touchstone) files. Direct experience with simulation tools such as
SPICE, ANSYS
HFSS, Keysight ADS and Intel internal SI tools. Creating bespoke scripts for driving simulations and automating tasks. We are looking for an engineer who thrives on solving hard technical problems, takes ownership of the outcomes, and enjoys working in a customer-focused environment. Our team values collaboration, continuous learning, and a willingness to tackle challenges that span multiple disciplines and organizations. If you are excited about shaping the future of Intel's networking portfolio and making a direct impact for customers at scale, we encourage you to apply.
Job Type:
Experienced Hire Shift:
Shift 1 (United States of America)
Primary Location:
US, Oregon, Hillsboro Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the
US:
$122,440.00-172,860.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will require an on-site presence. • Job posting details (such as work model, location or time type) are subject to change. •
ADDITIONAL INFORMATION
Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. Intel's official careers website. Find your next job and take on projects that shape tomorrow's technology. Benefits Internships Life at Intel Locations Recruitment Process