Find Jobs
Find Jobs Near You – Available Work in Your Location
Skip to job details
M
Microsoft
Principal Design Engineer
Career Insights for Manufacturing Process Engineer
See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.
Scorecard
Based on California data
Review key factors to help you decide if this role fits your goals. How is this calculated?
What they do
A Manufacturing Process Engineer develops workflow, work station, and equipment improvement recommendations within a company's manufacturing environment. Fine tunes manufacturing processes by researching, designing, modifying, and testing manufacturing methods and equipment. Evaluates manufacturing processes, applies knowledge of product design, fabrication, assembly, tooling, and material.
$139,535 / year median in California
-1% projected decline
Job Description
Principal Design Engineer Microsoft
- 4.2 Mountain View, CA Job Details Full-time $142,800
- $304,200 a year 7 hours ago Qualifications Network design Doctoral degree Computer Science Bachelor's degree in electrical engineering Verification (System development task) Semiconductor electronics 3 years Master's degree Verilog Doctoral degree in Computer Science SoC Bachelor's degree in engineering Digital circuit design Doctoral degree in computer engineering Algorithm design Design engineering Computer Engineering Scripting Master's degree in electrical engineering Master's degree in computer science Master's degree in computer engineering Senior level Electrical Engineering Cross-functional collaboration Bachelor's degree in computer science Design of individual components Doctoral degree in electrical engineering Debugging Digital design Full Job Description Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission.
Qualifications Required Qualifications:
Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience.Other Requirements:
Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings:Microsoft Cloud Background Check:
This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter. This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate's citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.Preferred Qualifications:
12+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure. 10+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs. 8+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade-offs and Post-Silicon Debug 8+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic D2D IP design experience Fabric design experience CPU and/or graphics core design experience Complex algorithmic designs for AI usages experience Script development experience Silicon Engineering IC5- The typical base pay range for this role across the U.S. is USD $142,800
- $274,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $188,000
- $304,200 per year.
Benefits
- Dental Insurance