Skip to main content
Tallo logoTallo logo

Find Jobs

Find Jobs Near You – Available Work in Your Location

Skip to job details

Back to Results

Apply for this opportunity

To apply for this job, you'll continue to an external website or email application.

Virtusa Corporation

Senior Consultant

Job Description

Beginning of the main content section. Return to the home page Printable Format Job Description - Senior Consultant (CREQ266575) Job Description Senior Consultant - ( CREQ266575 )
Description Emulation Expert:
Consulting & Turnkey projects Virtusa Semiconductor BU is looking for seasoned professionals in the Hardware Assisted Verification domain. . Virtusa is invested in AI/HPC [High Performance Computing] customers who are emphasizing on shift left pre-silicon approaches. Designs are getting large in terms of ASIC gates [4B to 20+ BG] with complex System Level Environment targeting latest protocol interfaces for scale up and scale out data centers Virtusa is looking for experts who can set up the emulation environment from scratch to manage the existing environment with design porting to demonstrating a first pass functional environment. Job Description Application or Product Engineering background with minimum 5 to 20 years of experience is required in HW Assisted Verification. Knowledge of FW/SW/Driver with Linux Boot bring up experience is an essential requirement. Knowledge of PCIe, HBM and
JTAG/UART
protocols is must.. ENET protocol & testers like Virtual IXIA is plus. Skills Requirements Digital design with systeme verilog RTL coding from Synthesis point of view.. Experience with emulator ZeBu, Palladium & Veloce. FPGA Protyping experience with HAPS, Protium & ProFPGA is plus. Ability to put together emulation top level wrapper with DUT/System Level, clocks/reset & FPGA partitioning/Place & Route timing closure for successful model build. Knowledge of Python, C/Perl scripting is a must. Expertise in HW assisted Verification TestBench environment : UVM, C++/System C is desired. Experience integrating and bringing up PCIe Gen6 Protocol Transactor Integration with QeMu is required. Kernel boot, Linux Boot sequences knowledge & debug is must.
Primary Location :
US-CA-San Francisco Schedule :
Full Time Employee Status :
Individual Contributor Job Type :
Experienced Travel :
No Job Posting :
06/08/2026, 7:05:12 PM

Career Insights for Verification Engineer

See where this job fits in the broader career landscape. Knowing your career path helps you see what's possible from here.

Scorecard

Based on California data

Review key factors to help you decide if this role fits your goals. How is this calculated?

Were these scores useful?

What they do

A Verification Engineer is responsible for ensuring that a product meets its specifications and requirements. Designs methods to test products, identify bugs in software products, and communicates with cross-functional teams, ensuring product development procedures and outcomes meets regulations. Primary objective is to verify that the system functions correctly and reliably according to its design and intended purpose.

$158,679 / year median in California

Explore Career